Physical Design Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$101,400–$152,200 / yr
Posted
3 days ago
Freshness
Confirmed live yesterday
Closes
Mar 7, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $187k
This role $127k
$87k most similar roles pay here $239k

This role pays less than 91% of similar roles. Most pay $158,437–$216,250 — the shaded band above. At the midpoint, this role pays about $127k versus about $187k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Physical Design Engineer

As a Physical Design Engineer within the ASICS Engineering group, you will contribute to the development of high performance, high quality, and low power products. You will be responsible for defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP block and SoC development. Your daily work involves creating architectures, circuit specifications, logic designs, and system simulations based on specific requirements. You will collaborate with cross-functional teams to develop implementation strategies while evaluating process flows from high-level design through synthesis, place and route, timing, and power usage. To execute these tasks, you will utilize tools such as Virtuoso and RTL to GDS Flow. The role requires proficiency in scripting tools, programming languages, and design verification methods to solve complex problems within the integrated circuit and semiconductor domain.

What you'll do

  • Define, model, design, optimize, verify, and document IP block or SoC development for high-performance products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on requirements.
  • Develop implementation strategies that meet specific system requirements and customer needs.
  • Evaluate process flows from high-level design through synthesis, place and route, timing, and power usage.
  • Use tools like RTL to GDS Flow or Virtuoso to execute architecture and design for IC packages.
  • Write technical documentation for EDA, IP, and ASIC projects.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science (preferred).
  • 6+ months of experience with architecture and design tools (preferred).
  • 6+ months of experience with scripting tools and programming languages (preferred).
  • 6+ months of experience with design verification methods (preferred).

More like this

Similar roles

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Circuit Design Synthesis Place and Route System Simulation Design Verification Scripting

Senior Physical Design Engineer

Qualcomm

Austin, TX 51 days ago $115,600$173,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC IC Package
2+ yrs exp

Staff Physical Design Engineer

Qualcomm

San Diego, CA 10 days ago $153,200$229,800
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC
2+ yrs exp

Senior Staff Physical Design Engineer

Qualcomm

Austin, TX 77 days ago $164,000$246,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp

Physical Design Engineer

Qualcomm

San Diego, CA 7 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation
2+ yrs exp

Principal Physical Design Engineer

Qualcomm

Tempe, AZ 3 days ago $180,000$270,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting SoC Circuit Design
8+ yrs exp