Principal Physical Design Engineer

Qualcomm

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Tempe, AZ
Salary
$180,000–$270,000 / yr
Posted
3 days ago
Freshness
Confirmed live 2 days ago
Closes
Mar 7, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $194k
This role $225k
$128k most similar roles pay here $285k

This role pays more than 78% of similar roles. Most pay $171,612–$216,300 — the shaded band above. At the midpoint, this role pays about $225k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Principal Physical Design Engineer

Physical Design Engineer, Principal joins the ASICS Engineering team to drive the development of high performance, high quality, and low power products. In this role, you will define, model, design, optimize, verify, validate, implement, and document IP block and SoC development. You will create advanced architectures, circuit specifications, logic designs, and system simulations based on specific requirements while collaborating with cross-functional teams to execute implementation strategies. The role requires expert knowledge of the process flow from high-level design to synthesis, place and route, timing, and power use. You will utilize tools such as Virtuoso and RTL to GDS Flow to manage complex blocks or IC packages. Required skills include proficiency in architecture and design tools, scripting tools, programming languages, and design verification methods while producing detailed technical documentation for complex EDA projects.

What you'll do

  • Define, model, design, optimize, verify, and document IP development for high-performance, low-power products.
  • Create advanced architectures, circuit specifications, logic designs, and system simulations based on requirements.
  • Develop implementation strategies by collaborating with cross-functional teams like software architecture and product management.
  • Serve as a technical expert for the full process flow from high-level design to synthesis, layout, and timing.
  • Use EDA tools and applications to execute complex block or SoC designs and provide technical support to team members.
  • Write and review detailed technical documentation for complex EDA, IP, and ASIC projects.
  • Provide supervision to direct reports and make critical decisions impacting program and product success.

What we're looking for

  • Bachelor's degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science (preferred).
  • 12+ years of ASIC design, verification, validation, integration, or related work experience (preferred).
  • 4+ years of experience with architecture and design tools (preferred).
  • 4+ years of experience with scripting tools and programming languages (preferred).
  • 4+ years of experience with design verification methods (preferred).

More like this

Similar roles

Senior Staff Physical Design Engineer

Qualcomm

Austin, TX 77 days ago $164,000$246,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Circuit Design Synthesis Place and Route System Simulation Design Verification Scripting

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Synthesis Place and Route System Simulation Scripting Verification IC Package Logic Design

Staff Physical Design Engineer

Qualcomm

San Diego, CA 10 days ago $153,200$229,800
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC
2+ yrs exp

Senior Physical Design Engineer

Qualcomm

Austin, TX 51 days ago $115,600$173,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC IC Package
2+ yrs exp

Physical Design Engineer

Qualcomm

San Diego, CA 7 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation
2+ yrs exp