Physical Design Engineer - DSP Team

Qualcomm

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$164,000–$246,000 / yr
Posted
67 days ago
Closes
Oct 5, 2026

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $186k
This role $205k
$123k most similar roles pay here $259k

This role pays more than 68% of similar roles. Most pay $156,412–$215,125 — the shaded band above. At the midpoint, this role pays about $205k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 750 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 430 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Physical Design Engineer - DSP Team

As a Senior Physical Design Engineer at Qualcomm Technologies, you will join the cutting-edge team focused on Synthesis and physical design convergence, driving advancements in custom design to enhance performance while containing power consumption. Your daily responsibilities include updating implementation flows for optimal PPA, developing semi-custom techniques, and enhancing methodologies through scripting. You will collaborate closely with both physical design and logic teams, independently executing tasks that require advanced problem-solving skills and creativity. Key technologies involve Synopsys Fusion Compiler, ICC2, and Cadence Genus/Innovus, alongside extensive use of scripting languages for automation and optimization. This role demands expertise in ASIC Physical Design, synthesis, and a deep understanding of timing analysis and power optimization, ideally with experience in CPU or GPU design.

What you'll do

  • Update physical implementation flows to optimize power, performance, and area.
  • Develop semi-custom design techniques to maximize utilization and efficiency.
  • Extend design methodologies through scripting for superior PPA results.
  • Independently collaborate between physical design and logic teams on complex tasks.
  • Innovate new processes and procedures within established guidelines and objectives.
  • Execute advanced architecture and design using tools like Fusion Compiler.
  • Conduct advanced power checks on multiple blocks to ensure compliance with specifications.

What we're looking for

  • 12+ years of ASIC Physical Design or Synthesis work experience.
  • Strong proficiency in P&R and CAD tools like Synopsys FC/DC, ICC2, Cadence Genus, Innovus.
  • Excellent understanding of logic optimization for high-speed design implementation.
  • Ability to drive development of semi-custom design techniques for performance and power efficiency.
  • Experience with scripting tools and programming languages for methodology enhancement.
  • Strong verbal and written communication skills for conveying complex information.

More like this

Similar roles

CPU Physical Design Engineer (San Diego)

Qualcomm

San Diego, CA 24 days ago $122,500$183,700
Verilog RTL Synthesis Place_and_Route Timing_Analysis Power_Analysis GDS CPU_Microarchitecture Library_Cells High_Performance_Implementation Low_Power_Implementation Tapeout_Flows

DSP Engineer, EW

Anduril Industries

Costa Mesa, CA 10 days ago $166,000$220,000
Python MATLAB CUDA cuSignal FPGA Nvidia Jetson Software Defined Radios RF Modeling and Simulation Radar SAR Deep Learning Wireless Communication Standards Electronic Warfare Systems TensorFlow PyTorch

Careers

Qualcomm

San Diego, CA 49 days ago
Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PTPX ICC Calibre Sonata QCAT Qualcomm SNAP Linux Git JIRA Confluence

Physical Design Engineer

Qualcomm

San Diego, CA 17 days ago $98,500$147,700
Virtuoso RTL to GDS Flow SystemVerilog Python Perl C++ Tcl Unix/Linux Cadence Synopsys ModelSim Xilinx Vivado Git JIRA Confluence CI/CD

Physical Design Engineer

Broadcom

San Jose, CA 5 days ago $143,800$230,000
Python Tcl Perl Hierarchical_design_planning Power_grid_design Structured_clocks Top_level_pipeline_placement Custom_routes Bump_planning RDL_routes Multi_voltage_domain_designs DRC LVS EMIR Chiplet SerDes HBM DDR Switch_Fabric Arbiter

Physical Design Engineer

Broadcom

San Jose, CA 5 days ago $141,300$226,000
Python Tcl Perl DV DRC LVS EMIR bump_planning RDL_routes multi_voltage_domain_design hierarchical_design_planning power_grid_design structured_clocks top_level_pipeline_placement custom_routes package_team_collaboration design_teams_collaboration methodology_teams_collaboration