Logic Design Engineer

Amd

Confirmed live today High trust

Hybrid

Quick summary

Work type: Hybrid
Location: Santa Clara, CA
Salary: $166,400–$249,600 / yr
Posted: 94 days ago
Freshness: Confirmed live today
Closes: Jul 24, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $196k

This role $208k

$133k $262k

below market most similar roles pay here above market

This role pays more than 58% of similar roles. Most pay $162,750–$229,650 — the blue band above. At the midpoint, this role pays about $208k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 496 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 496 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Logic Design Engineer

Role Posting Log in to save

The Logic Design Engineer joins the mixed-signal high-speed IO team to drive and improve industry-leading technologies. This role involves analyzing complex digital design problems to propose architecture and micro-architecture solutions while creating detailed microarchitecture specifications. Day-to-day responsibilities include developing Verilog RTL and Functional Behavioral Models, driving ASIC design flows and scripts, and collaborating with Design Verification and Physical Design teams to ensure functional correctness and timing closure. The engineer will deliver optimizations, power-saving enhancements, and support silicon bring-up and diagnostics. Required skills include experience in analog mixed-signal design, high-speed interfaces like DDR, GDDR, HBM, and SERDES, and behavior modeling for Analog Circuits. Proficiency in industry-standard ASIC CAD tools for simulation, synthesis, STA, CDC, UPF, and power estimation is also required.

Skills

Verilog RTL ASIC Design Mixed-Signal Design High-Speed SerDes DDR GDDR HBM STA CDC UPF Power Estimation Silicon Bring-up Synthesis Digital Design Microarchitecture

What you'll do

Analyze complex digital design problems to propose architecture and micro-architecture solutions.
Develop Verilog RTL and Functional Behavioral Models.
Create detailed microarchitecture specifications.
Drive and develop ASIC design flows and scripts.
Coordinate with Design Verification to ensure functional correctness.
Collaborate with Physical Design to ensure proper implementation and timing closure.
Deliver performance improvements, optimizations, and power-saving enhancements.
Support silicon bring-up and diagnostics.

What we're looking for

Analyze complex digital design problems and propose architecture/micro-architecture solutions.
Develop Verilog RTL and Functional Behavioral Models.
Drive and develop ASIC design flows and scripts.
Create microarchitecture specifications and support silicon bring-up and diagnostics.
Collaborate with Design Verification and Physical Design teams for functional correctness and timing closure.
Proven experience in analog mixed-signal design from specification to successful silicon (preferred).
Experience in high-speed interfaces such as DDR, GDDR, HBM, and high-speed SERDES (preferred).
BS/MS in electrical engineering or equivalent (preferred).

Similar roles

Logic Design Engineer

Microsoft

6 days ago $102,100–$202,200

Verilog System Verilog RTL Logic Design Synthesis Timing Closure Lint CDC UPF Low Power Analysis Formal Equivalence Verification Power Analysis ARM Scripting VCLP Verilog Simulators

2+ yrs exp Hybrid

Save

Senior Logic Design Engineer

Microsoft

11 days ago $119,800–$234,700

RTL Verilog System Verilog Static Timing Analysis SDC Synthesis Physical Design DFT Python Tcl Perl UPF Lint CDC Low Power Analysis Formal Equivalence Verification ARM SoC Design

5+ yrs exp Hybrid

Save

AI/ML Logic Design Engineer-Senior

Qualcomm

Austin, TX 40 days ago $133,900–$200,900

SystemVerilog RTL Design Python Perl Shell Scripting Logic Synthesis Static Timing Analysis AI/ML Git Microarchitecture Instruction Set Architecture Digital Design

2+ yrs exp

Save

Digital Circuit Design Engineer

Apple Inc

Cupertino, CA 39 days ago $148,987–$218,000

Analog Design VLSI Design Hspice Verilog Static Timing Analysis PnR SRAM Compiler Design Schematic Capture Power Efficiency silicon bring up Physical Design

2+ yrs exp

Save

Digital Circuit Design Engineer

Apple Inc

Austin, TX 25 days ago

SRAM Design RTL Cadence Virtuoso SPICE Model Sim Digital P&R Static Timing Analysis PrimeTime NanoTime Skill DFT GDS WaveView SpiceExplorer Layout Tools

Save

Digital Circuit Design Engineer

Apple Inc

Austin, TX 25 days ago

RTL SRAM Design Cadence Virtuoso SPICE Static Timing Analysis PrimeTime DFT IR/EM Machine Learning Circuit Design Schematic Capture Power Gating Clock Gating Spice Explorer

Save