Digital Circuit Design Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
2 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $203k
$138k most similar roles pay here $263k

This listing doesn't post a salary. Most similar roles pay $165,075–$241,750.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Digital Circuit Design Engineer

As a Digital Circuit Design Engineer, you will join the logic and architecture team to design and implement custom digital circuits specifically for SRAM design. Your daily responsibilities involve formulating design specifications, defining architectures and topologies optimized for power, timing, area, and yield. You will perform schematic capturing, simulations, analysis, margin verifications, and DFT modeling while collaborating with the layout team to create optimal GDS files. Additionally, you will write RTL, validate use-cases, and support post-silicon efforts for productization. To succeed, you must utilize CAD tools like Cadence Virtuoso, Spice, Model Sim, and PrimeTime, while applying knowledge of device physics and transistor circuit optimization. You will also perform backend verification including IR analysis and use waveform viewers such as SpiceExplorer or WaveView to ensure robust operation and timing verification for memory circuits.

What you'll do

  • Design and implement custom digital circuits specifically for SRAM design.
  • Define architecture and topologies optimized for power, timing, area, and yield.
  • Perform schematic capturing, simulations, analysis, and margin verifications.
  • Develop RTL and validate use-cases against design schematics.
  • Model functional equivalency and Design for Test (DFT) components.
  • Collaborate with layout teams to create and verify optimal GDS files.
  • Conduct backend verification including IR and Electromechanical analysis.
  • Support post-silicon efforts to enable productization.

What we're looking for

  • Master's degree or foreign equivalent in Electrical and Computer Engineering or a related field.
  • Experience using CAD tools including Cadence Virtuoso, Spice, Layout tools, Skill language, Model Sim, Digital P&R, compilers, or simulators.
  • Ability to debug simulation failures and chip simulations on CAD software for logical and timing verification.
  • Knowledge of device physics and transistors for circuit optimization.
  • SRAM design skills to build and evaluate memory circuits.
  • Experience analyzing circuits and SPICE simulations to ensure robust operation.
  • Proficiency with waveform viewers such as SpiceExplorer or WaveView to verify circuit logic and timing.
  • Ability to perform Static Timing Analysis of an SRAM design using NanoTime, PrimeTime, or similar tools.

More like this

Similar roles

Digital Circuit Design Engineer

Apple Inc

Austin, TX 2 days ago
SRAM Design RTL Cadence Virtuoso SPICE Static Timing Analysis PrimeTime DFT Machine Learning Power Gating Clock Gating Digital Circuit Design

Digital Circuit Design Engineer

Apple Inc

Austin, TX 2 days ago
SystemVerilog UVM Verilog RTL Python Perl C++ Verdi SRAM VLSI Formal Verification LEC ESPCV Perforce Confluence Simulation Toggle Coverage

Digital Circuit Design Engineer

Apple Inc

Cupertino, CA 16 days ago $148,987–$218,000
Analog Design VLSI SRAM Hspice Verilog Static Timing Analysis Place and Route Schematic Capture silicon bring up
2+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

Austin, TX 2 days ago
SRAM Circuit Design RTL SoC GDS DFT IR/EM Machine Learning Scripting Memory Hierarchy Schematic Capture Simulation Silicon Debug Nanometer Device Physics
3+ yrs exp

Circuit Design Engineer

Apple Inc

Santa Clara, CA 29 days ago $150,400–$225,300
ASIC Circuit Design SPICE Python Perl CAD Automation SRAM Machine Learning Accelerators SOC Schematic Capture Layout

Digital ASIC Design Engineer

Qualcomm

San Diego, CA 17 days ago $101,400–$152,200
ASIC RTL Design Verilog System Verilog VHDL Python Perl SoC Logic Design System Simulation Clock Design