Director, Silicon Design

Microsoft

Confirmed live 2 days ago Trusted

Quick summary

Work type
On-site
Location
—
Salary
$142,800–$274,800 / yr
Posted
14 days ago
Freshness
Confirmed live 2 days ago
Closes
Feb 24, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $251k
This role $209k
$124k most similar roles pay here $319k

This role pays less than 81% of similar roles. Most pay $217,200–$285,575 — the shaded band above. At the midpoint, this role pays about $209k versus about $251k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 598 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 586 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Director, Silicon Design

Role Posting Log in to save

The Director, Silicon Design joins the Artificial Intelligence System on Chip team within the Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering group. This leadership role involves managing a Subsystem design team, mentoring engineers, and providing technical leadership for complex projects. The successful candidate will deliver custom Intellectual Property and System on Chip designs while collaborating with architects to develop micro-architectural specifications and working with verification engineers to execute them. Key responsibilities include overseeing RTL coding, synthesis, timing constraints, and power, performance, and area trade-offs. Required skills include expertise in PCIe, DDR, or HBM, as well as experience with CPUs, GPUs, and Tensor units. The role utilizes Agile methodologies and may involve scripting languages like Python or Perl to solve technical challenges related to high-performance cloud infrastructure and AI/ML hardware.

Skills

SoC RTL Design Microarchitecture PCIe DDR HBM DFT Synthesis Python Perl Agile Post-Silicon Debug Machine Learning Artificial Intelligence

What you'll do

  • Deliver high-performance custom Intellectual Property (IP) and System on Chip (SoC) designs for efficient operation.
  • Build, hire, and mentor a team of engineers to support their professional growth and development.
  • Manage a Subsystem design team focused on architectural and micro-architectural functions.
  • Provide technical leadership for one or more specific subsystems.
  • Work with architects to develop micro-architectural specifications and coordinate with verification engineers for execution.
  • Coordinate across teams to ensure the vertical and horizontal reuse of components.
  • Execute Agile development methodologies including code reviews, sprint planning, and feature deployment.

What we're looking for

  • A Doctorate, Master's, or Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • 3+ years of experience with a Doctorate, 6+ years with a Master's, or 8+ years with a Bachelor's in engineering/science.
  • Ability to pass Microsoft Cloud background checks and meet government security screening requirements.
  • Proof of citizenship, residency, or other protected status for access to export-controlled information.
  • 9+ years of experience in RTL design with a track record of delivering high-performance IP, SS, or SoC designs.
  • 3+ years of people management experience.
  • Expertise in microarchitecture specification, RTL coding, and design verification collaboration.
  • Experience in synthesis, timing constraints, PPA trade-offs, post-silicon debug, and DFT implementation.

Related searches

More Silicon Design Director jobs All jobs at Microsoft

More like this

Similar roles

Principal Subsystem Design Engineer

Microsoft

3 days ago $142,800–$274,800
Verilog SystemVerilog RTL Design SoC PCIe HBM AMBA AXI DMA Synthesis Timing Constraints CDC Lint RDC DFT Python Perl Agile Post-Silicon Debug
8+ yrs exp Hybrid
Save

Principal Design Engineer

Microsoft

6 days ago $142,800–$274,800
RTL Verilog System Verilog ASIC SoC Microarchitecture Synthesis Clock Domain Crossing Lint PPA Post-Silicon Debug Network on Chip Digital Design
8+ yrs exp Hybrid
Save

Senior Design Engineer

Microsoft

23 days ago $119,800–$234,700
RTL Verilog System Verilog ASIC SoC Network-on-Chip Microarchitecture Synthesis Lint CDC PPA Digital Design Post-Silicon Debug
5+ yrs exp
Save

Senior Silicon Engineer

Microsoft

Santa Clara, CA 7 days ago $119,800–$234,700
RTL Design Microarchitecture Verilog System Verilog C++ Python Perl Networking Silicon DPU Silicon Engineering Bus Protocols
5+ yrs exp
Save

Principal Silicon Architect

Microsoft

Mountain View, CA +4 9 days ago $142,800–$274,800
ASIC SoC Network-on-Chip (NoC) Memory Hierarchy Interconnect Subsystems Pre-silicon Validation Post-silicon Bring-up Performance Modeling Silicon Engineering RAS Die-to-die Interconnect Telemetry Boot/Reset Debug
8+ yrs exp
Save

Senior Silicon Photonics Designer

Cisco

Remote (Carlsbad, CA) 32 days ago $151,300–$216,200
Silicon Photonics Waveguide Modeling Optical Coupling Modulators Photodetectors Co-packaged Optics (CPO) Pluggable Optics 800G 1.6T Data Analysis Simulation Characterization Optical Transceivers Photonics Design
8+ yrs exp Remote
Save