Custom Circuits Design Verification Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
40 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $201k
$140k $245k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $168,500–$233,050.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Custom Circuits Design Verification Engineer

Role Posting Log in to save

The Custom Circuits Design Verification Engineer joins the digital custom circuits team to ensure all pre-silicon deliveries of custom IPs for Apple SoCs are bug-free. This role involves reviewing design and architecture specifications to understand use cases and corner conditions, then translating these into test benches featuring stimulus, checkers, assertions, trackers, and coverage. You will collaborate with custom circuit and RTL designers to meet performance goals while running regressions, triaging bugs, and analyzing coverage. Required skills include Verilog, System Verilog, and scripting languages like Perl or Python. You should possess knowledge of digital simulation, debug tools, and industry standard tools like ESPCV or LEC. The work focuses on verifying the functionality and performance of premier SoCs to achieve high-quality, bug-free first silicon for production.

Skills

System Verilog Verilog RTL Python Perl Digital Simulation Functional Coverage Code Coverage Assertion Methodology FPGA Emulation ESPCV LEC DFT ATPG MBIST Revision Control SRAM Register File

What you'll do

  • Review design and architecture specifications to understand use cases and corner conditions.
  • Translate specifications into test benches including stimulus, checkers, assertions, trackers, and coverage.
  • Verify the functionality and performance of digital custom IPs for Apple SoCs.
  • Run and triage regressions to identify and resolve hardware issues.
  • Track bugs and analyze coverage to ensure high-quality, bug-free first silicon.
  • Collaborate with custom circuit and RTL designers to meet functionality and performance goals.

What we're looking for

  • BS degree plus minimum of 3 years of relevant industry experience.
  • DV skills including random verification process, functional coverage, code coverage, and assertion methodology (preferred).
  • Knowledge of Verilog/System Verilog, digital simulation, and debug tools (preferred).
  • Proficiency in at least one scripting language, such as Perl or Python (preferred).
  • Knowledge of behavioral and structural RTL coding for SRAM, register files, and custom circuit designs (preferred).
  • Knowledge of FPGA and emulation challenges related to RTL coding and verification (preferred).
  • Knowledge of industry standard design tools, such as ESPCV and/or LEC (preferred).
  • Knowledge of regression, revision control tools, and DFT (ATPG/MBIST) (preferred).

Related searches

More Custom Circuits Design Verification Engineer jobs Custom Circuits Design Verification Engineer jobs in Austin All jobs at Apple Inc

More like this

Similar roles

Design Verification Engineer

Apple Inc

Cary, NC 59 days ago
SystemVerilog UVM Python Perl TCL LLM UPF PCIe USB DDR Formal Verification Gate Level Simulation Simulators Waveform Viewers Coverage Collection
10+ yrs exp
Save

Design Verification Engineer

Apple Inc

Melbourne, FL 59 days ago
SystemVerilog UVM Python Perl TCL LLM UPF PCIe USB DDR Formal Verification Gate Level Simulation Simulators Waveform Viewers Coverage Collection OOP
10+ yrs exp
Save

Design Verification Engineer

Apple Inc

Beaverton, OR 40 days ago
SystemVerilog UVM Digital Simulation Python Perl C/C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design Data Structures Algorithms PCI Express DisplayPort MIPI
10+ yrs exp
Save

Design Verification Engineer

Broadcom

San Jose, CA 130 days ago $143,800–$230,000
System Verilog UVM OVM C++ SystemC Perl RTL Verification ASIC Design Verification FPGA Emulators C Scripting DSP Design Coverage Assertions
10+ yrs exp
Save

Design Verification Engineer

Broadcom

San Jose, CA 130 days ago $143,800–$230,000
System Verilog UVM OVM C++ SystemC Perl ASIC Design Verification RTL Verification FPGA Emulators Coverage Assertions C Scripting
10+ yrs exp
Save

Integrated Circuit Design Verification Engineer

Snap Inc.

112 days ago $173,000–$259,000
UVM SystemVerilog Verilog Siemens Questa Python TCL Perl Make ASIC Design Verification RTL Design Functional Coverage Code Coverage MIPI AMBA I2C SPI Emulation Linux
10+ yrs exp Hybrid
Save