ASIC Emulation Engineer

Amd

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$166,400–$249,600 / yr
Posted
47 days ago
Freshness
Confirmed live today
Closes
Sep 10, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $192k
This role $208k
$138k $262k
below market most similar roles pay here above market

This role pays more than 59% of similar roles. Most pay $164,313–$219,500 — the blue band above. At the midpoint, this role pays about $208k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 496 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 496 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · ASIC Emulation Engineer

The MTS ASIC Emulation Engineer joins the Network Technologies Solutions Group to lead the emulation of complex networking subsystems and SoCs. This role involves defining emulation strategies, building scalable environments, and driving functional and performance validation before silicon. Key responsibilities include bringing up designs on ZeBu, Veloce, and Palladium platforms, developing reusable transactors, and enabling hardware-software co-verification for firmware boot and driver development. The engineer will validate networking and I/O subsystems such as high-speed Ethernet, PCIe, DMA, RDMA, and packet processing. Required skills include deep ASIC knowledge, debug expertise across RTL and software stacks, and proficiency in C/C++, Python, Tcl, and Shell. The work focuses on solving performance, throughput, and latency challenges for data center, cloud, and enterprise infrastructure.

What you'll do

  • Define emulation strategies for complex networking IP, subsystems, and SoCs.
  • Bring up and deploy designs on ZeBu, Veloce, and Palladium platforms.
  • Develop reusable emulation environments, transactors, and infrastructure.
  • Enable firmware boot, driver development, and operating-system bring-up prior to silicon.
  • Validate networking and I/O subsystems including Ethernet, PCIe, DMA, and RDMA.
  • Execute long-running workloads to verify throughput, latency, and system-level performance.
  • Debug complex issues across RTL, emulation infrastructure, firmware, and software stacks.
  • Drive workload enablement, regression health, and validation closure.

What we're looking for

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Strong hands-on experience with ZeBu, Veloce, Palladium, or equivalent hardware emulation platforms.
  • Strong debug skills spanning RTL, firmware, software, and system-level interactions.
  • Experience with transactors, emulation environments, and hardware-software co-verification.
  • Proficiency in C/C++, Python, Tcl, Shell, or equivalent scripting languages.
  • Experience with high-speed Ethernet, RDMA/RoCE, PCIe Gen5/Gen6, or advanced networking architectures (preferred).
  • Experience with packet-processing pipelines, switch fabrics, traffic managers, schedulers, or QoS architectures (preferred).
  • Experience with performance validation, silicon bring-up, diagnostics, or post-silicon debug (preferred).

More like this

Similar roles

Emulation Engineer

Broadcom

San Jose, CA 35 days ago
Verilog SystemVerilog Python C/C++ Tcl Emulation Zebu Palladium Pre-silicon Verification ASIC Ethernet PCIe IXIA Spirent Coverage-driven Verification DPI Scripting

Silicon Validation/Emulation Design Engineer

Apple Inc

Sunnyvale, CA 62 days ago $184,700–$324,800
Cadence Palladium Synopsys ZeBu RTL SoC ARM Python Tcl Perl Shell AXI AHB APB Git Perforce CI/CD Waveform Analysis Signal Probing Assertion-based Debug Transactors
10+ yrs exp

Principal Engineer, Hardware Emulation

Samsung Semiconductor

San Jose, CA 8 days ago $219,000–$351,000
Palladium Zebu Python Perl SystemVerilog Verilog Verdi SimVision Makefile Mixed-Signal SoC Emulation Waveform Debug RTL Design
10+ yrs exp

Principal Emulation Engineer

Samsung Semiconductor

San Jose, CA 69 days ago $219,000–$351,000
FPGA Prototyping Hardware Emulation Verilog SystemVerilog Python Tcl Perl Cadence Palladium Synopsys ZeBu Siemens Veloce Synopsys HAPS Cadence Protium SCE-MI PCIe DDR HBM AXI CHI Ethernet AI/ML SoC Bring-up Pre-silicon Verification Waveform Capture
10+ yrs exp

Emulation Verification Engineer

Amd

Austin, TX 46 days ago $144,800–$217,200
System Verilog Verilog C++ C Python UVM FPGA Emulation x86 ARM Linux Windows Perl Makefile Shell Assembly RTL UEFI

Emulation Engineer

Cisco

San Jose, CA 62 days ago $155,000–$222,600
C/C++ TCL Python System Verilog UVM OpenStack Docker Open vSwitch Palladium Veloce Zebu gdb RTL PCIe I2C Ethernet
5+ yrs exp