Emulation Verification Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$144,800–$217,200 / yr
Posted
14 days ago
Freshness
Confirmed live yesterday
Closes
Sep 10, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $194k
This role $181k
$135k most similar roles pay here $235k

This role pays less than 55% of similar roles. Most pay $168,500–$219,500 — the shaded band above. At the midpoint, this role pays about $181k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 394 open roles on FindRole.

Listed pay typically runs $164,000–$246,000 across 394 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Emulation Verification Engineer

The Emulation Verification Engineer joins the Verification/Emulation Engineering team to drive Shift-Left strategies and improve core emulation infrastructure. This role involves collaborating with firmware, BIOS, RTL designers, and system architects to plan, execute, and debug core features on emulators. Key responsibilities include defining test plans for functional coverage, developing C++ test benches, writing monitors and checkers, and managing hardware emulation builds to verify IP performance. The candidate will also investigate silicon observations, resolve regression fails, and maintain the emulation environment to improve runtime performance. Required skills include proficiency in Verilog, SystemVerilog, C++, and x86 Assembly, along with experience in UVM testbenches and scripting languages like Python or Perl. Technical expertise involves FPGA and emulation platforms such as ZeBu, HAPs, or Veloce, while addressing complex processor architecture and SoC challenges within Linux and Windows environments.

What you'll do

  • Develop test benches and components using C++ to support core emulation infrastructure.
  • Define and implement comprehensive test plans including stimulus, checking, and functional coverage.
  • Write monitors and checkers to support end-to-end core emulation systems.
  • Debug regression failures and collaborate with designers to resolve design bugs.
  • Replicate silicon observations in simulation to root cause hardware issues.
  • Run emulator workloads to verify the functionality of all new features.
  • Create and maintain hardware emulation builds to improve runtime performance and debug facilities.
  • Provide technical support to other teams regarding verification and emulation processes.

What we're looking for

  • Bachelor's or Master's degree in computer engineering or Electrical Engineering.
  • Experience with FPGA and/or emulation platforms such as ZeBu, HAPs, or Veloce (preferred).
  • Experience with Verilog, SystemVerilog, C, and C++ (preferred).
  • Proficiency in using UVM testbenches in Linux and Windows environments (preferred).
  • Strong background in C++, preferably on Linux with exposure to Windows (preferred).
  • Knowledge of x86/ARM SoC architecture and coding in x86 Assembly language (preferred).
  • Experience with scripting languages such as Perl, Python, Makefile, or shell (preferred).
  • Experience debugging firmware and RTL code using simulation tools and waveform viewers (preferred).

More like this

Similar roles

Emulation Engineer

Cisco

San Jose, CA 30 days ago $155,000–$222,600
C/C++ TCL Python Perl System Verilog UVM RTL OpenStack Docker Open vSwitch gdb PCIe I2C Ethernet Palladium Veloce Zebu
5+ yrs exp

Emulation Engineer, Technical Leader

Cisco

San Jose, CA 52 days ago $186,900–$267,700
C/C++ TCL Python Perl System Verilog UVM OpenStack Docker Open vSwitch RTL gdb PCIe I2C Ethernet Palladium Veloce Zebu Pre-Silicon Emulation
8+ yrs exp

CPU Emulation Engineer

Qualcomm

Santa Clara, CA 8 days ago $175,600–$263,400
Palladium Zebu Veloce FPGAs SystemVerilog C C++ Python Perl RISCV Verilog Linux Firmware CPU Architecture Emulation Verification Methodology
4+ yrs exp

Senior GPU Validation and Emulation Engineer

Qualcomm

San Diego, CA 8 days ago $141,300–$211,900
Verilog System Verilog UVM FPGA Palladium ZeBu Veloce Xilinx Altera C C++ Python Tcl Perl RTL Synthesis Post-Silicon Debug Simulation Acceleration
2+ yrs exp

GPU Design Verification Engineer, Shader Core

Amd

San Diego, CA 23 days ago $144,800–$217,200
UVM SystemVerilog Verilog C C++ RTL SystemC TLM Linux Perl Ruby Shell Scripting Makefiles ASIC Design Verification Simulation Hardware Verification GPU Architecture High-Level Synthesis
Hybrid