Emulation Engineer

Cisco

Confirmed live today High trust
Closes in 3 days

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$155,000–$222,600 / yr
Employment
Full-time
Posted
62 days ago
Freshness
Confirmed live today
Closes
Oct 30, 2026 (soon)

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $186k
This role $189k
$138k $233k
below market most similar roles pay here above market

This role pays more than 54% of similar roles. Most pay $153,500–$219,237 — the blue band above. At the midpoint, this role pays about $189k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 307 open roles on FindRole.

Listed pay typically runs $167,700–$245,000 across 224 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Emulation Engineer

JOB TITLE: Emulation Engineer The Emulation Engineer joins the Common Hardware Group to support the switching solution team in developing complex ASICs for networking hardware. This role involves developing pioneering emulation environments to evaluate the performance and functionality of multi-terabit systems. Key responsibilities include building emulation infrastructure, assisting with test plan design, and performing debugging during the pre-silicon emulation process. The engineer will develop tests to generate complex traffic and performance scenarios to identify potential post-silicon issues. Required technical skills include proficiency in C/C++, TCL, and RTL development for emulation prototypes. Candidates should have experience with platforms like Palladium, Veloce, or Zebu, as well as system debug tools like gdb and waveform debuggers. The work focuses on integrating Nexus systems and ACI with software like OpenStack and Docker.

What you'll do

  • Develop pioneering emulation environments to evaluate the performance and functionality of multi-terabit systems.
  • Build emulation infrastructure using C/C++ and TCL.
  • Assist with test plan design, test implementation, and debugging during the pre-silicon emulation process.
  • Develop tests to generate complex traffic and performance scenarios to identify potential post-silicon issues.
  • Solve complex technical issues in coordination with leading emulation team members.
  • Perform RTL development for emulation prototypes.
  • Utilize system debug tools such as gdb and waveform debuggers to resolve hardware issues.

What we're looking for

  • Must have a Bachelor's degree plus 5 years of related experience, or a Master's degree plus 3 years of related experience.
  • Must have prior emulation experience on platforms such as Palladium, Veloce, or Zebu.
  • Must have experience with compilation, debug, and performance testing.
  • Must have prior experience with RTL development for Emulation prototypes.
  • Must have prior experience with C/C++ and TCL infrastructure development.
  • Must have prior experience with system debug tools like gdb and waveform debuggers.
  • Experience with scripting programs such as Python or Perl is preferred.
  • Experience with UVM, System Verilog, post-silicon functional validation, or specific protocols like PCIe and Ethernet is preferred.

More like this

Similar roles

Emulation Engineer

Broadcom

San Jose, CA 35 days ago
Verilog SystemVerilog Python C/C++ Tcl Emulation Zebu Palladium Pre-silicon Verification ASIC Ethernet PCIe IXIA Spirent Coverage-driven Verification DPI Scripting

Emulation Engineer

Apple Inc

Cupertino, CA 40 days ago $150,400–$277,600
SystemVerilog Verilog C++ C UVM VHDL Python Perl TCL Makefile Palladium Veloce Zebu PCIe USB Power Estimation DPI Transactors
3+ yrs exp

Emulation Verification Engineer

Apple Inc

San Francisco, CA 73 days ago $129,300–$225,300
SystemVerilog Verilog UVM Palladium Veloce Zebu Python Perl TCL C++ FPGA Xilinx Altera UPF RTL Mixed Signal Models Design Verification Silicon Validation

Emulation Verification Engineer

Apple Inc

San Diego, CA 73 days ago $175,000–$308,500
SystemVerilog Verilog UVM Palladium Veloce Zebu Python Perl TCL C/C++ DPI FPGA Xilinx Altera UPF Regression Management RTL to Emulation Mixed Signal Models
10+ yrs exp

Emulation Verification Engineer

Apple Inc

Sunnyvale, CA 40 days ago $184,700–$324,800
SystemVerilog Verilog UVM Palladium Veloce Zebu Python Perl TCL C/C++ DPI FPGA Xilinx Altera RTL Design Verification SystemVerilog Assertions UVM Acceleration
10+ yrs exp

Emulation Verification Engineer

Apple Inc

Beaverton, OR 40 days ago
SystemVerilog Verilog UVM Palladium Veloce Zebu FPGA Xilinx Altera Python Perl TCL C/C++ DPI RTL SystemVerilog Assertions Low Power Testing Emulation Design Verification
3+ yrs exp