Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

10 of up to 20 (filtered)

Enablement Platform, Sales Roadmap, Product, Senior Associate

JPMorgan Chase

Columbus, OH 4 days ago
Actively hiring Confirmed live today Posted this week High trust
Jira Confluence Agile Product Development Lifecycle Data Analytics LLM Copilot Rhizome User Research Journey Mapping Product Analytics User Stories Acceptance Criteria Risk Management Governance Compliance Workflow Routing Integration
3+ yrs exp

ASIC Design Engineering Lead, SoC IP DMA

Apple Inc

Sunnyvale, CA 21 days ago $216,200–$394,000
Actively hiring Confirmed live today High trust Above market
ASIC Design RTL Design SoC Architecture Microarchitecture Formal Verification AMBA AXI APB Clock Gating Power Gating Timing Optimization high speed networking AI/ML Compute infrastructure, automation Power Estimation
10+ yrs exp

ASIC Design Engineer, Neural Engine DMA

Apple Inc

Sunnyvale, CA 104 days ago $184,700–$324,800
Actively hiring Confirmed live today High trust Above market
Verilog SystemVerilog RTL ASIC Design DMA AMBA AXI AHB APB Synthesis Timing Closure Linting LEC Formal Verification Python Perl Tcl Microarchitecture SoC AI/ML Accelerators
10+ yrs exp

ASIC Design Engineer, Neural Engine DMA

Apple Inc

Sunnyvale, CA 104 days ago $150,400–$277,600
Actively hiring Confirmed live today High trust Above market
Verilog SystemVerilog RTL ASIC Design DMA AMBA AXI AHB APB Synthesis Timing Closure Linting LEC Python Perl Tcl Formal Verification SoC AI/ML Accelerators
3+ yrs exp

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 171 days ago $184,700–$324,800
Actively hiring Confirmed live today Low trust Above market
ASIC Design RTL Design DMA Engines SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Formal Verification Machine Learning Interconnects Memory Controllers Address Translation Caching
10+ yrs exp

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 171 days ago $150,400–$277,600
Actively hiring Confirmed live today Low trust Competitive pay
ASIC Design RTL Design DMA Engines SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Formal Verification Machine Learning Interconnects Memory Controllers Address Translation Caching
3+ yrs exp

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Cupertino, CA 171 days ago $150,400–$277,600
Actively hiring Confirmed live today Low trust Competitive pay
ASIC Design RTL Design DMA Engines SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Formal Verification Power Analysis Machine Learning Interconnects Memory Controllers Address Translation Caching
3+ yrs exp

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 171 days ago $129,300–$194,700
Actively hiring Confirmed live today Low trust Below market
ASIC Design RTL Design DMA Engines SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Area and Power Analysis Formal Verification Machine Learning Image Processing Interconnects Memory Controllers

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Cupertino, CA 171 days ago $129,300–$194,700
Actively hiring Confirmed live today Low trust Below market
RTL Design ASIC Design DMA Engines AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Formal Verification SoC Machine Learning Image Processing Interconnects Memory Controllers