ASIC Design Engineer, Satellite Communication

Amazon Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$136,000–$184,000 / yr
Posted
3 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $192k
This role $160k
$125k most similar roles pay here $234k

This role pays less than 80% of similar roles. Most pay $167,400–$216,250 — the shaded band above. At the midpoint, this role pays about $160k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 492 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 482 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · ASIC Design Engineer, Satellite Communication

Role Posting Log in to save

As an ASIC Design Engineer, Satellite Communication, you will join a high-performance team developing proprietary IP and digital chip SOCs for communication via Low Earth Orbit satellites and gateways. You will be responsible for implementing wireless system architecture from specification to RTL, optimizing timing and power while meeting PPA objectives. Your daily work involves building complex digital solutions using AI-assisted techniques, integrating third-party IP blocks, and managing control plane architecture for PHY subsystems. The role requires collaborating with verification teams using UVM, System C, and DPI-C for test plan development and debug. You will utilize tools and scripting languages like Python or Perl to automate processes. Technical expertise includes ARM architectures, DSP ISAs, DMAs, NoC, and experience with RF standards such as 4G/5G, WiMAX, and DVB-S2 within the latest CMOS generation technologies.

What does a ASIC Design Engineer earn in California?

Median $214000 from 50 postings across 8 companies.

See salary data

Skills

ASIC RTL UVM System C DPI-C Python Perl SoC DSP ARM NoC DFT Synthesis Timing Analysis 4G 5G 802.11ad DVB-S2 DVB-C

What you'll do

  • Implement wireless system architecture from initial specifications through RTL design and timing optimization.
  • Develop high-performance digital solutions using AI-assisted techniques to optimize throughput, latency, and power.
  • Design and integrate SoC IP blocks while meeting specific power, area, and performance targets.
  • Define and implement the control plane architecture for the PHY subsystem of the SoC.
  • Integrate and configure third-party IP blocks into the system design.
  • Perform initial synthesis and timing analysis to ensure first-time right silicon solutions.
  • Develop test plans and assist the verification team with unit and system-level testing.
  • Participate in the debug and bring-up phases of the chip development cycle.

What we're looking for

  • Bachelor's degree in Electrical Engineering or a related field.
  • Experience troubleshooting and debugging technical systems with strong analytical skills and communication abilities.
  • Experience in software development.
  • Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing.
  • Must be a U.S. citizen, national, permanent resident, or granted asylum/refugee status for export control compliance.
  • Master's degree in Electrical or Communications Engineering or a related field (preferred).
  • Experience with formal verification techniques including abstraction and end-to-end checking (preferred).
  • Experience with RF standards, industry standard tools, scripting languages, or specific hardware architectures like ARM and DSP (preferred).

Related searches

More ASIC Design Engineer jobs ASIC Design Engineer jobs in San Diego All jobs at Amazon Inc

More like this

Similar roles

ASIC Design Engineer

Qualcomm

Santa Clara, CA 2 days ago $134,500–$201,700
ASIC Design RTL SoC AMBA AHB APB AXI Python Perl CDC Analysis Linting ARM CoreSight PCIe USB Low Power Design NoC 802.11x FPGA Emulation
5+ yrs exp
Save

ASIC Design Engineer

Qualcomm

San Diego, CA 2 days ago $101,400–$152,200
ASIC SoC RTL Design Static Timing Analysis Synthesis Verification Silicon Bring-up Python Tcl Perl FPGA Low-power Design IP Integration System Simulation Automation
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 33 days ago $116,000–$189,750
RTL Verilog Microarchitecture VLSI Design Logic Synthesis Timing Analysis Python Perl C C++ SoC GPU Digital Systems Computer Architecture Post-Silicon Validation ASIC Design
2+ yrs exp
Save

ASIC Design Engineer

Broadcom

Irvine, CA +1 170 days ago $108,000–$172,800
ASIC Implementation Synthesis Design for Test Floorplanning Place and Route Clock Methodology Power Planning Timing Closure Signal Integrity Physical Design
8+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 126 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 151 days ago $150,400–$277,600
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture
3+ yrs exp
Save