ASIC Design Engineer, Satellite Communication

Amazon Inc

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$153,600–$215,000 / yr
Posted
49 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k
This role $184k
$141k $245k
below market most similar roles pay here above market

This role pays less than 59% of similar roles. Most pay $162,000–$217,600 — the blue band above. At the midpoint, this role pays about $184k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 635 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 629 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · ASIC Design Engineer, Satellite Communication

The ASIC Design Engineer, Satellite Communication joins a high performance ASIC design team to develop proprietary IP for Low Earth Orbit satellite communications and gateways. You will implement wireless system architecture in silicon, moving from system specifications to RTL while optimizing for timing, power, and area. Daily responsibilities include building complex digital solutions, defining and integrating key IP blocks, and configuring control plane architectures for PHY subsystems. You will utilize latest CMOS generation technologies and leverage AI-assisted techniques to optimize throughput and latency. Required skills include experience with UVM, SystemC, DPI-C, and scripting languages like Python or Perl. You will also perform synthesis, timing analysis, and debug bring-up for modems, high-speed interfaces, and DSP solutions to solve broadband wireless connectivity problems.

What does a ASIC Design Engineer earn in California?

Median $214000 from 48 postings across 8 companies.

See salary data

What you'll do

  • Implement wireless system architecture from system specifications to RTL and chip-level validation.
  • Develop high-performance digital solutions using AI-assisted techniques to optimize throughput, latency, and availability.
  • Define, configure, and integrate key IP blocks and 3rd party components for the SoC.
  • Design and implement the control plane architecture for the PHY subsystem.
  • Perform initial synthesis and timing analysis while managing low power design and DFT impacts.
  • Develop test plans and assist the verification team with unit verification and system-level testing.
  • Participate in the debug and bring-up process for new silicon solutions.

What we're looking for

  • Bachelor's degree in Electrical Engineering or a related field.
  • Experience troubleshooting and debugging technical systems with strong analytical skills and software development experience.
  • Experience verifying logic at multiple levels from IP blocks to SoCs to full system testing.
  • Must be a U.S. citizen, national, permanent resident, refugee, or granted asylum.
  • Master's degree in Electrical or Communications Engineering or a related field (preferred).
  • Experience with formal verification techniques including abstraction and end-to-end checking (preferred).
  • Experience with current or upcoming RF standards in cellular, WiMAX, 802.11ad, microwave backhaul, DVB-S2/DVB-C, or related broadband wireless standards (preferred).
  • Export Control Requirement.

More like this

Similar roles

Lead ASIC Modem Design Engineer, Satellite Communication

Amazon Inc

Austin, TX +3 1 day ago $185,200–$250,000
ASIC Design System Verilog UVM DSP RTL MATLAB C C++ DFT Formal Verification DPI-C System C CMOS 5G NR LTE DVB-S2 Cadence Synopsys Mentor Graphics Low-Power Design Emulation
7+ yrs exp

ASIC Design Engineer

Qualcomm

San Diego, CA 40 days ago $101,400–$152,200
ASIC Design SoC Design RTL Design Static Timing Analysis Synthesis Verification Silicon Bring-up Python Tcl Perl FPGA Computer Architecture Low-Power Design IP Integration System Simulation Automation Frameworks

Senior Modem Engineer, Satellite Communication

Amazon Inc

San Diego, CA 5 days ago $185,200–$250,000
SoC Design RTL ASIC Static Timing Analysis STA UPF CPF Gate-Level Simulation DFT UVM Formal Verification Modem IP CMOS Synthesis Floor Planning Digital Design
7+ yrs exp

ASIC Design Engineer

Apple Inc

Santa Clara, CA 48 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research

ASIC Design Engineer

Apple Inc

Santa Clara, CA 172 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research