ASIC Design Engineer I, Satellite Communications

Amazon Inc

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$122,600–$170,000 / yr
Posted
2 days ago
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $178k
This role $146k
$111k most similar roles pay here $228k

This role pays less than 82% of similar roles. Most pay $152,875–$203,200 — the shaded band above. At the midpoint, this role pays about $146k versus about $178k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 321 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 304 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · ASIC Design Engineer I, Satellite Communications

Role Posting Log in to save

Join the high-performance ASIC design team at Amazon Kuiper Manufacturing Enterprises as an ASIC Design Engineer I in satellite communications. This role involves collaborating with architects and system engineers to define and implement digital chip SOCs for Low Earth Orbit satellites, focusing on optimizing modem logic and control plane interfaces. Day-to-day tasks include translating wireless system architecture from specifications into silicon, driving high-quality designs that meet power objectives, and participating in system-level verification using UVM, System C, and DPI-C. The ideal candidate has 2+ years of experience in digital logic design, particularly in DSP or communication systems, with expertise in converting algorithms to RTL code for performance optimization. A background in electrical or communications engineering is preferred, as well as familiarity with MATLAB and industry-leading methodologies for developing proprietary IP’s at scale.

Skills

MATLAB UVM SystemC DPI-C RTL DSP Verilog VHDL Linux Python Git CI/CD ASIC FPGA Simulation Verification Power Optimization Timing Optimization

What you'll do

  • Drive hardware micro-architecture in collaboration with architects and system engineers.
  • Interpret reference models from MATLAB to inform design decisions.
  • Design control plane logic and interface it with bus fabrics.
  • Propose innovative ideas for optimizing modem performance.
  • Implement wireless system architecture from specifications to chip validation.

What we're looking for

  • 2+ years of experience in digital logic design, preferably in DSP or communication systems.
  • Proficiency in designing and implementing Digital Signal Processing (DSP) algorithms in RTL.
  • Ability to optimize DSP algorithms for performance, power, and area in RTL code.
  • Experience interpreting reference models in MATLAB.
  • Involvement in control plane logic design and interfaces to bus fabrics.

Related searches

More ASIC Design Engineer I jobs ASIC Design Engineer I jobs in San Diego All jobs at Amazon Inc

More like this

Similar roles

Lead ASIC Modem Design Engineer

Amazon Inc

Sunnyvale, CA +1 2 days ago $159,200–$215,300
SystemC UVM DPI-C RTL DSP Matlab Verilog VHDL Linux Python Git CI/CD FPGA ASIC PowerPC Xilinx Cadence Synopsys Tapeout
Save

ASIC Modem Design Engineer

Amazon Inc

San Diego, CA 2 days ago $136,000–$184,000
RTL UVM SystemC DPI-C DSP MATLAB Verilog VHDL ASIC CMOS Linux Git CI/CD Python PostgreSQL
Save

Senior ASIC Design Engineer

Amazon Inc

San Diego, CA 2 days ago $159,200–$215,300
UVM Matlab SystemC DPI-C Verilog VHDL RTL Python CI/CD AWS Linux Git SVN JIRA Confluence
Save

FPGA Engineer

Amazon Inc

El Segundo, CA +2 2 days ago $136,000–$184,000
Verilog SystemVerilog VHDL Xilinx Vivado Microchip Libero Linux Python Perl PCIe DDR FPGA RTL Simulation Timing Closure Debugging Vitis Formal Verification ARM DSP ISAs
Save

Lead ASIC Design Verification Engineer

SpaceX

Hawthorne, CA 24 days ago $160,000–$225,000
Python ASIC verification FPGA design Test bench development Digital ASIC verification System level testing Code coverage Functional coverage CI/CD
Save

ASIC Engineer, Project Leo

Amazon Inc

San Diego, California +3 65 days ago $122,600–$170,000
RTL System Verilog C/C++ ASIC design and verification tools Physical Design Power, Performance, Area (PPA) analysis RTL coding Debugging High Volume Manufacturing International Travel Customer Requirements Analysis Design Automation Mechanisms
Save