Senior ASIC Design Engineer

Amazon Inc

Confirmed live yesterday Trusted

Quick summary

Work type: On-site
Location: San Diego, CA
Salary: $185,200–$250,000 / yr
Posted: 124 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $178k

This role $218k

$131k $263k

below market most similar roles pay here above market

This role pays more than 92% of similar roles. Most pay $160,000–$196,887 — the blue band above. At the midpoint, this role pays about $218k versus about $178k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 643 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 636 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · Senior ASIC Design Engineer

Role Posting Log in to save

The Senior ASIC Design Engineer joins the Amazon Leo team to define and implement digital chip SOCs for communications via Low Earth Orbit satellites and gateways. This role involves implementing wireless system architecture from system specifications to RTL, optimizing for timing, power, and cost. Key responsibilities include developing solutions for throughput, latency, and availability, creating standalone verification test benches, and participating in system-level verification. The engineer will work with the implementation team to ensure blocks meet DFT, timing, and power targets. Required skills include digital design experience, low power design techniques, and communication systems knowledge. The role utilizes UVM, System C, DPI-C, Matlab, and Formal verification. The work focuses on creating groundbreaking wireless solutions for space-based systems using the latest CMOS generation technologies.

What does a ASIC Design Engineer earn in California?

Median $214000 from 49 postings across 7 companies.

See salary data

Skills

ASIC Design RTL UVM System C DPI-C DFT Formal Verification Matlab CMOS Low Power Design Digital Design Verification Test Bench

What you'll do

Implement wireless system architecture from system specifications to RTL and chip-level validation.
Develop solutions to optimize throughput, latency, and availability while meeting power and cost constraints.
Drive high-quality designs to achieve first-time right silicon solutions.
Create standalone verification test benches to verify block correctness.
Participate in system-level verification using UVM, SystemC, and DPI-C test benches.
Ensure blocks meet DFT, timing, and power targets in coordination with the implementation team.
Conduct trade-off analyses to optimize costs, power, and spectrum resources.

What we're looking for

Bachelor's degree in Electrical Engineering or a related field.
7+ years of experience in digital design, preferably in communication systems.
Experience with products that have gone to volume production.
Experience in low power design techniques.
10+ years of experience in digital design, preferably in communication systems (preferred).
Familiarity with UVM and Matlab (preferred).
Must be a U.S. citizen, national, permanent resident, refugee, or granted asylum.
Export control laws and regulations, candidates.

Save