ASIC Design Engineer

Broadcom

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Irvine, CAAndover, MA
Salary
$108,000–$172,800 / yr
Posted
162 days ago
Freshness
Confirmed live 2 days ago
Closes
Sep 29, 2026

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $192k
This role $140k
$94k most similar roles pay here $242k

This role pays less than 92% of similar roles. Most pay $162,000–$223,000 — the shaded band above. At the midpoint, this role pays about $140k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 119 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 105 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · ASIC Design Engineer

As an ASIC Design Engineer, you will join the team to execute large, complex design implementations using the latest technology nodes. You will be responsible for leading specific disciplines in design closure while ensuring all quality requirements are met through peer reviews and collaboration with global teams. Your daily work involves managing critical physical design tasks including synthesis, design for test, floorplanning, place and route, clock methodology, power planning and analysis, timing closure, signal integrity, and physical design checks. You must demonstrate expertise in multiple EDA vendor solutions to adapt to changing requirements effectively. The role focuses on solving complex technical projects within the semiconductor space, requiring you to exercise judgment in selecting methods and techniques for results while working with minimal supervision to set direction for other project members across various geographies.

What does a ASIC Design Engineer earn in California?

Median $214000 from 47 postings across 8 companies.

See salary data

What you'll do

  • Implement large complex ASIC designs using the latest technology nodes.
  • Lead specific design closure disciplines such as synthesis, floorplanning, or timing closure.
  • Execute physical design tasks including place and route, power planning, and signal integrity.
  • Utilize multiple EDA vendor solutions to meet changing project requirements.
  • Drive peer reviews to ensure all quality requirements are met.
  • Manage complex technical projects with minimal supervision.
  • Set direction for other project members and lead team initiatives.

What we're looking for

  • Bachelor's degree in Electrical Engineering or related field and 8+ years of related experience.
  • Master's degree in Electrical Engineering or related field and 6+ years of related experience.
  • Expertise in synthesis, design for test, floorplanning, place and route, and clock methodology.
  • Proficiency in power planning and analysis, timing closure, signal integrity, and physical design checks.
  • Experience with multiple EDA vendor solutions and the ability to adapt to changing requirements.
  • Ability to lead project members and set direction on complex technical projects with little supervision.
  • Ability to work with customers and design teams across multiple geographies.

More like this

Similar roles

ASIC Design Engineer

Broadcom

Irvine, CA +1 162 days ago $127,100$203,400
ASIC Implementation Synthesis Design for Test Floorplanning Place and Route Clock Methodology Power Planning Timing Closure Signal Integrity Physical Design
10+ yrs exp

Physical Design Engineer

Qualcomm

San Diego, CA +2 25 days ago $123,100$250,000
ASIC Physical Design Floorplanning Power Planning Clock Tree Synthesis Static Timing Analysis Signal Integrity RC Extraction DFT UPF Python Tcl Perl Shell Linux Unix Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime
4+ yrs exp

ASIC Design Engineer

Apple Inc

Santa Clara, CA 119 days ago $129,300$194,700
ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture

ASIC Design Engineer

Nvidia

Santa Clara, CA 25 days ago $116,000$189,750
RTL Verilog Microarchitecture VLSI Design Logic Synthesis Timing Analysis Python Perl C C++ SoC GPU Digital Systems Computer Architecture Post-Silicon Validation ASIC Design
2+ yrs exp

ASIC Design Engineer

Apple Inc

Santa Clara, CA 144 days ago $150,400$277,600
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture
3+ yrs exp

ASIC Design Engineer

Apple Inc

Beaverton, OR 144 days ago
Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces
10+ yrs exp