ASIC Design Engineer

Broadcom

Quick summary

Work type
On-site
Location
Irvine, CA · Andover, MA
Salary
$108,000–$172,800 / yr
Posted
65 days ago
Closes
Sep 29, 2026

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $188k
This role $140k
$95k most similar roles pay here $232k

This role pays less than 88% of similar roles. Most pay $158,850–$216,250 — the shaded band above. At the midpoint, this role pays about $140k versus about $188k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 61 open roles on FindRole.

Listed pay typically runs $120,000–$192,000 across 60 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · ASIC Design Engineer

We are seeking an experienced ASIC Implementation Engineer to join our dynamic team, ideally suited for someone with a deep understanding of synthesis, design for test, floorplanning, place and route, clock methodology, power planning, timing closure, signal integrity, and physical design checks. In this role, you will lead one or more disciplines in complex design implementations using the latest technology nodes, ensuring quality through rigorous peer reviews while collaborating with global teams to drive project success. The ideal candidate possesses expertise across multiple EDA vendor solutions and can adapt quickly to evolving requirements. This position demands strong technical judgment and the ability to work independently on intricate projects, setting direction for team members without close supervision. A Bachelor’s or Master’s degree in Electrical Engineering along with extensive industry experience is required.

What you'll do

  • Lead one or more disciplines in design closure for large, complex ASIC projects.
  • Adapt quickly to new EDA vendor solutions as project requirements evolve.
  • Drive peer reviews to ensure all quality standards are consistently met.
  • Collaborate with cross-functional teams across different geographic locations.
  • Independently manage and lead technical projects with minimal supervision required.

What we're looking for

  • Minimum 6 years of ASIC implementation experience with a Master’s degree.
  • Expertise in synthesis, design for test, floorplanning, place and route, clock methodology.
  • Proficient in power planning and analysis, timing closure, signal integrity checks.
  • Experience working on large complex designs using the latest technology nodes.
  • Ability to lead project disciplines and drive peer reviews across multiple geographies.

More like this

Similar roles

ASIC Implementation Engineer

Broadcom

San Jose, CA 40 days ago $120,000$192,000
TCL PERL EDA Tools RTL Verilog Physical Design Place and Route Clock Tree Synthesis Floor-planning Layout Timing Closure EM/IR Analysis

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 26 days ago $136,000$218,500
Verilog System-Verilog Python Perl Tcl Makefiles CDC checks Formal equivalence RTL design Synthesis Timing analysis DFT ATE test development Post-si bringup Debugging Behavioral real number modeling Mixed signal design Custom designed IPs Agentic AI flows

Careers

Qualcomm

Santa Clara, CA 86 days ago
Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC

ASIC Design Engineer

Nvidia

Santa Clara, CA 67 days ago $116,000$189,750
Verilog Perl Python C C++ Kubernetes Terraform CI/CD Docker PostgreSQL Git Jenkins Prometheus Grafana

Careers

Qualcomm

San Diego, CA 29 days ago
Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools