ASIC Design Engineer (Hardware Security)

Qualcomm

Actively hiring
San Diego, CA · Santa Clara, CA Posted 23 days ago $140,000$229,800 / year

At a glance

AI generated

TL;DR

The Hardware Security team at Qualcomm Technologies in San Diego is seeking a senior-level Hardware Design Engineer with extensive ASIC design experience to join their cutting-edge security solutions product development. This high-profile role involves working closely with cross-functional teams across Architecture, Microarchitecture, Design, Validation, and Synthesis stages to create advanced hardware security features for premium Snapdragon chipsets. The ideal candidate will have a strong background in Verilog/SystemVerilog RTL design, DFT, synthesis, timing closure, and knowledge of bus protocols and clock domain crossings. Experience with microcontroller CPUs, high-speed, low-power architecture, and cryptographic techniques such as Root of Trust, RNG, and side-channel protection is highly desirable. This position offers exposure to state-of-the-art security solutions and the opportunity to contribute to the development of innovative connected devices.

Skills

verilog system-verilog RTL DFT AHB AXI ASIC SoC Security Crypto Cryptography Encryption side-channel High-speed Low Area Low Power Root of Trust RNG symmetric crypto asymmetric crypto silicon test bus protocols clocks/resets debug concepts

What you'll do

  • Design and implement complex security solutions for premium Snapdragon chipsets.
  • Develop hardware security features including Root of Trust, RNG, and cryptographic elements.
  • Collaborate on the architecture and microarchitecture phases of ASIC design projects.
  • Ensure timing closure and synthesis in the ASIC design flow for high-performance chips.
  • Validate and test silicon to ensure robustness against side-channel attacks and errors.
  • Integrate analog and digital IP within complex subsystems for advanced SoC solutions.

What we're looking for

  • Bachelor’s degree in electrical engineering or related field required
  • 6+ years of experience in ASIC design and understanding of the full ASIC design flow
  • Strong knowledge of bus protocols, clocks/resets, debug concepts, and DFT techniques
  • Experience with microcontroller CPUs, busses (AHB/AXI/others), peripherals, and system-level architecture
  • Self-driven problem solver with excellent communication and teamwork skills

Market check

Salary context

This $140,000–$229,800 range sits above 55% of similar postings on FindRole.

Peer median band

$136,000$218,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$151,106$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

ASIC Design Engineer

Qualcomm

Santa Clara, Ca,Us, US 78 days ago $126,700$190,100
Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC

Digital ASIC Design Engineer

Qualcomm

San Diego, Ca,Us, US 21 days ago $98,500$147,700
Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

ASIC Design Engineer (Onsite)

Cisco

Remote (Usa-San Jose, US) 57 days ago $165,000$241,400
Verilog SystemVerilog RTL ASIC timing closure power optimization clock gating simulation synthesis static timing analysis Tape-out 2.5D fanout technologies high-performance silicon heterogeneous system integration
Remote

ASIC Physical Design Engineer

Cisco

Remote (Usa-Maynard, US) 10 days ago $135,800$195,100
TCL Perl Python Cadence_Innovus Synopsys_ICC2 Synopsys_Design_Complier Synopsys_Formality Cadence_Logic_Equivalence_Checker Tempus Synopsys_ICV Mentor_Calibre Static_Timing_Analysis Hierarchical_floor_planning Clock_and_power_distribution Global_signal_and_I_O_planning Physical_verification_DRC/LVS Block_level_EMIR_closure ECO_strategies RTL_to_GDSII_implementation
Remote

ASIC Design Verification Technical Leader

Cisco

Remote (Usa-Carlsbad, US) 49 days ago $163,600$234,600
SystemVerilog UVM Python Perl TCL Shell SerDes D2D_PHY_IP ODSP Ethernet UCIE UAL SPI I2C Formal_Verification Verilog Veloce HAPS Emulation_Pods
Remote