Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: PIX Remove filter Clear all

10 of up to 20 (filtered)

ASIC Design Engineer, Pixel IP

Apple Inc

Sunnyvale, CA 9 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
RTL Design AMBA Computer Architecture Synthesis Static Timing Analysis Clock Domain Crossing DFT BIST Power Intent Formal Verification ASIC Design
10+ yrs exp
Save

ASIC Design Engineer, Pixel IP

Apple Inc

Sunnyvale, CA 9 days ago $150,400–$277,600
Actively hiring Confirmed live 2 days ago High trust Above market
RTL AMBA Computer Architecture Synthesis Static Timing Analysis Clock Domain Crossing DFT BIST Power Intent Formal Verification ASIC Design
3+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
Verilog System Verilog RTL ASIC Design SoC Digital Signal Processing Synthesis Power-Gating AMBA AXI AHB APB Python Perl TCL Linting CDC RDC
10+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday High trust Above market
Verilog System Verilog RTL ASIC SoC Digital Signal Processing AMBA AXI AHB APB Python Perl TCL Synthesis power-gating CDC RDC
5+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $129,300–$194,700
Actively hiring Confirmed live 2 days ago Trusted Below market
Verilog System Verilog RTL ASIC Design Digital Signal Processing AMBA AXI AHB APB Synthesis Python Perl TCL SystemC C++ Finite State Machines Pipelining High-Level Synthesis
Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 126 days ago $184,700–$324,800
Actively hiring Confirmed live 2 days ago Low trust Above market
RTL ASIC Design DMA SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Formal Verification Machine Learning Memory Controllers Interconnects Image Processing
10+ yrs exp
Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 126 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday Low trust Above market
ASIC Design RTL DMA SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Machine Learning Memory Controllers Interconnects Image Processing Formal Verification
3+ yrs exp
Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Cupertino, CA 126 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday Low trust Above market
ASIC Design RTL DMA SoC AMBA AXI AHB APB Synthesis Logic Equivalence Check Linting Power Analysis Formal Verification Machine Learning Image Processing Memory Controllers Interconnects
3+ yrs exp
Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 126 days ago $129,300–$194,700
Actively hiring Confirmed live yesterday Low trust Below market
ASIC RTL DMA SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Machine Learning Memory Controllers Interconnects Image Processing Formal Verification
Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Cupertino, CA 126 days ago $129,300–$194,700
Actively hiring Confirmed live 2 days ago Low trust Below market
RTL ASIC Design DMA Engines SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Formal Verification Machine Learning Image Processing Memory Controllers Interconnects
Save