Browse tech roles

System Verilog UVM Verilog Mixed-Signal Verification RF Python Matlab UPF Virtuoso Composer ADE HED HDL SOC Automation Debugging +10 more Show less

System Verilog UVM Verilog Mixed-Signal Verification RF Python Matlab UPF Virtuoso Composer ADE HED HDL SOC Automation +9 more Show less

System Verilog UVM Verilog Mixed-Signal Verification RF Python Matlab UPF Virtuoso Composer ADE HED HDL SOC Automation Bug Tracking +10 more Show less

System Verilog UVM Verilog Mixed-Signal Verification RF Python Matlab UPF Virtuoso Composer ADE HED HDL SOC Automation AI Mixed-Signal Testbench +11 more Show less

Mixed Signal Design CMOS Analog Circuit Design FinFET Analog Simulation Layout and Physical Design High-Speed Circuit Design Verilog SystemVerilog VHDL Python Perl SPICE HSPICE Simulink Cadence Virtuoso Synopsys PLL DAC ADC Bandgaps Oscilloscopes Spectrum Analyzers +17 more Show less

Analog/Mixed-Signal IP Design SoC Integration SerDes Data Converters LTE WiFi 5G mmWave DDR AMS SoC Design SoC PD SoC DV CAD +9 more Show less

Analog/Mixed-Signal IP Design SoC Integration SerDes Data Converters LTE WiFi 5G mmWave DDR AMS SoC Design SoC PD SoC DV CAD +9 more Show less

Analog/Mixed-Signal IP Design SoC Data Converters PLLs SerDes LTE WiFi 5G mmWave DDR AMS SoC Integration SoC PD SoC DV CAD +10 more Show less

Mixed-Signal Design DSP High-Speed Digital FPGA ASIC JESD204 Signal Integrity Power Integrity PCB Layout Schematic Capture RF Clock Distribution Hardware/Software Partitioning Worst-Case Analysis Simulation Laboratory Debug +11 more Show less

SystemVerilog Mixed-Signal Verification Real Numbered Modeling SystemC C++ Python Perl Matlab AMS High-Level Synthesis WiFi UWB Signal Processing Emulation ADC DAC +11 more Show less

SystemVerilog Mixed-Signal Verification Real Numbered Modeling SystemC C++ Python Perl Matlab AMS High-Level Synthesis WiFi UWB Signal Processing Emulation ADC DAC +11 more Show less

Analog IC Design Mixed-Signal Design VerilogA Python Matlab C OpAmps Spectrum Analyzers Oscilloscopes Signal Generators Design for Testability Device Physics +7 more Show less

Analog IC Design Mixed-Signal Design VerilogA Python Matlab C ASIC Design Spectrum Analyzers Oscilloscopes PLLs LDOs OpAmps ESD Compliance Design for Testability +9 more Show less

HSIO UCIe BOW PCIe AXI CHI CXS.B CXL UA-Link DFT Ethernet PMA Signal Integrity Power Integrity Digital Design Flow Mixed-Signal Design +10 more Show less

SPICE LTspice Cadence ADS TINA Python MATLAB ADC DAC Signal Integrity EMI/EMC JESD204B Xpedition Oscilloscope Spectrum Analyzer Network Analyzer Root Cause Analysis +12 more Show less

Mixed Signal Design CMOS Cadence Verilog Matlab PLL Transceivers CDR Data Converters High-Speed IO Timing Analysis Signal Integrity Power Integrity Silicon Characterization Lab Instrumentation Nanotime +11 more Show less

Analog Design CMOS Cadence Virtuoso Cadence Analog Artist Layout Design ATE Bench Testing Post-Silicon Evaluation Buck Converters ADCs DACs OpAmps BCD Technologies Extraction +9 more Show less

SystemVerilog RNM AMS Cadence mixed signal verification Assertions SOC Digital Verification RF Circuit Theory PLL Data Converters LNA PA Mixers +9 more Show less

SystemVerilog RNM AMS mixed signal verification Cadence Assertions Data Converters PLL LNA PA Mixers Bandgaps Power Regulators +8 more Show less

Analog/Mixed-Signal Circuit Design PHY Design Verilog HDL EMIR SigEM SoC Architecture Delay Locked Loops Phase Interpolators Delay Lines Duty Cycle Correctors pre silicon verification Design Methodologies +8 more Show less