DDR Mixed-Signal Circuit Design Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Waltham, MA
Salary
$165,800–$292,400 / yr
Posted
1 day ago
Freshness
Confirmed live today

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $203k
This role $229k
$129k most similar roles pay here $310k

This role pays more than 71% of similar roles. Most pay $165,000–$241,750 — the shaded band above. At the midpoint, this role pays about $229k versus about $203k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · DDR Mixed-Signal Circuit Design Engineer

The DDR Mixed-Signal Circuit Design Engineer joins a multifaceted team as a central figure in the PHY design effort, collaborating with Platform Architecture, Logic Designers, SIPI, Layout, DV, and Timing teams. This role involves managing all phases of high-performance PHY designs from architectural concept to final GDS delivery. Key responsibilities include creating detailed specifications for analog and mixed-signal IP, performing transistor-level circuit designs, supervising layout designers, running pre-silicon verification flows, and characterizing silicon for debugging. The position requires expertise in components such as TX, RX, Delay Locked Loops, Phase Interpolators, Delay Lines, Duty Cycle Correctors, and reference generators. Candidates must possess skills in Circuit Verification tools including Simulators, Extraction, EMIR, Noise, and SigEM, along with knowledge of SoC Architecture and Verilog to facilitate collaboration with logic design teams.

What you'll do

  • Create detailed specifications for analog and mixed-signal IP.
  • Design mixed-signal circuits from high-level concepts down to the transistor level.
  • Deliver final GDS files and required technical documentation for PHY designs.
  • Supervise layout designers during the physical implementation of IP designs.
  • Execute pre-silicon verification flows to ensure design robustness.
  • Characterize silicon and perform debugging as needed.
  • Perform block-level verification to meet performance, power, and area specifications.
  • Establish design methodologies to ensure accurate, by-construction circuit designs.

What we're looking for

  • Bachelor of Science degree.
  • Minimum of 10 years of relevant industry experience.
  • Proven understanding of all aspects of Analog/Mixed Signal Circuit Design of PHYs (preferred).
  • Knowledge of Basic SoC Architecture and HDL languages like Verilog to collaborate with logic design teams (preferred).
  • Solid understanding of Circuit Verification tools such as Simulators, Extraction, EMIR, Noise, and SigEM (preferred).
  • Ability to generate block/chip level specifications (preferred).
  • Ability to perform block level verification to meet performance, power, and area specifications (preferred).
  • Ability to participate in establishing Design Methodologies to ensure accurate designs (preferred).

More like this

Similar roles

RF/Analog Mixed Signal Design Engineer

Apple Inc

Sunnyvale, CA 17 days ago $184,700–$324,800
Analog IC Design Mixed-Signal Design VerilogA Python Matlab C ASIC Spectrum Analyzers Oscilloscopes PLLs LDOs ESD Compliance
10+ yrs exp

RF/Analog Mixed Signal Design Engineer

Apple Inc

Sunnyvale, CA 17 days ago $129,300–$225,300
Analog IC Design Mixed-Signal Design VerilogA Python Matlab C Spectrum Analyzers Oscilloscopes Signal Generators PLLs LDOs opamps

DDR Design Engineer

Apple Inc

Waltham, MA 17 days ago $165,800–$292,400
Verilog SystemVerilog RTL Design DDR PHY Assertion Writing Logic Synthesis Timing Closure DFT Unified Power Format Equivalence Checking State Machines Clock Domain Crossing Mixed-Signal Static Checkers
10+ yrs exp

DDR Design Engineer

Apple Inc

Cupertino, CA 17 days ago $184,700–$324,800
Verilog SystemVerilog RTL Design DDR PHY Logic Synthesis Timing Closure Assertion Writing DFT Unified Power Format Equivalence Checking Clock Domain Crossing State Machines Data Paths Silicon Bring-up Characterization
10+ yrs exp

DDR Design Engineer

Apple Inc

Waltham, MA 17 days ago $116,400–$203,000
Verilog SystemVerilog RTL Design DDR PHY Logic Synthesis Timing Closure Unified Power Format DFT Scan Assertion Writing Mixed-Signal Equivalence Checking State Machines Clock Domain Crossing Static Checkers

DDR Design Engineer

Apple Inc

San Diego, CA 17 days ago $175,000–$308,500
Verilog SystemVerilog RTL Design DDR PHY Assertion Writing Logic Synthesis Timing Closure Unified Power Format DFT Scan Mixed-Signal Equivalence Checking State Machines Clock Domain Crossing Static Checkers
10+ yrs exp