Analog/Mixed Signal IP Engineering Program Manager

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$166,600–$296,000 / yr
Posted
7 days ago
Freshness
Confirmed live today

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $210k
This role $231k
$145k $312k
below market most similar roles pay here above market

This role pays more than 65% of similar roles. Most pay $177,300–$243,600 — the blue band above. At the midpoint, this role pays about $231k versus about $210k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Analog/Mixed Signal IP Engineering Program Manager

The Analog/Mixed Signal IP Engineering Program Manager joins a dynamic team to drive the development of high-speed Analog and Mixed-signal IPs for System-on-Chips from early concept to mass production. This role involves supervising technical work, resolving bugs, and leading weekly meetings with IP consumers to address technical concerns. The manager must distill complex information for various partners, identify risks, and develop mitigation strategies. Key responsibilities include overseeing the development of Data converters, PLLs, and SerDes IPs. Required skills include advanced knowledge of IP development processes, tools, flows, and methodologies within an SoC environment. Candidates should possess experience with wireless standards like LTE, WiFi, 5G, mmWave, and memory interfaces like DDR while working on the latest technology nodes.

What you'll do

  • Drive the development of complex Analog/Mixed-signal IPs from early concept to mass production.
  • Coordinate with SoC Integration teams to ensure high-level achievements for IP development.
  • Supervise technical work with SoC teams, including issue resolution and bug tracking.
  • Lead weekly meetings with IP consumers to address technical concerns and provide updates.
  • Distill complex technical information into clear communications for partners and various organizations.
  • Identify project risks, develop mitigation strategies, and facilitate conflict resolution.
  • Monitor industry trends and technologies to drive innovation in IP design.

What we're looking for

  • BS in Electrical Engineering, Electrical and Computer Engineering, or a relevant technical discipline.
  • 10+ years of relevant experience.
  • Proven experience building high-speed Analog and Mixed-signal IPs such as Data converters, PLLs, or SerDes IPs.
  • Track record of experience in Analog-mixed-signal (AMS) IP design or Design engineering management in the AMS space.
  • Experience in wireless standards (e.g., LTE/WiFi/5G/mmWave), SerDes, and memory interfaces (DDR) (preferred).
  • Strong leadership ability to lead technical teams, multi-functional groups, and vendors against plans (preferred).
  • Excellent written and verbal communication skills with keen attention to detail (preferred).
  • Advanced knowledge of IP development process, tools, flows, methodologies, and life cycle in an SoC environment (preferred).

More like this

Similar roles

3rd Party IP Engineering Program Manager

Apple Inc

Cupertino, CA 101 days ago $144,600–$263,800
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug Python Perl JIRA Confluence IP Integration
3+ yrs exp

3rd Party IP Engineering Program Manager

Apple Inc

Cupertino, CA 70 days ago $175,500–$311,700
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug IP Integration Python Perl JIRA Confluence
10+ yrs exp

3rd Party IP Engineering Program Manager

Apple Inc

Beaverton, OR 70 days ago
ASIC SoC VLSI Digital Circuit Design Silicon Validation Post Silicon Debug IP Integration Python Perl JIRA Confluence Project Management
10+ yrs exp