Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

9 of up to 20 (filtered)

Memory Controller Performance Architect

Arm Holdings

Austin, TX 19 days ago $161,500–$218,500
Actively hiring Confirmed live today High trust Below market
C++ Python Perl SystemC AMBA RTL SoC Microarchitecture Performance Modeling Workload Analysis Simulation Emulation Computer Architecture Memory Controller
Hybrid

Memory Controller Performance Architect

Arm Holdings

Austin, TX 19 days ago $161,500–$218,500
Actively hiring Confirmed live today High trust Below market
C++ Python Perl SystemC AMBA RTL SoC Microarchitecture Performance Modeling Simulation Emulation Computer Architecture Memory Controller IP
Hybrid

Next Gen High-Speed Memory and Cache Controller Design Engineer

Qualcomm

San Diego, CA 20 days ago $101,400–$152,200
Actively hiring Confirmed live today Trusted Below market
ASIC Design RTL LPDDR HBM DDR NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis Physical Design Micro-architecture ISA
3+ yrs exp

Lead Design Verification Engineer, Memory Controller

Amd

San Jose, CA 35 days ago $200,000–$300,000
Actively hiring Confirmed live today High trust Above market
System Verilog UVM Formal Verification DDR5 LPDDR6 HBM4 Synopsys VCS Cadence Xcelium Assertion-Based Verification Gate-Level Simulation Power-Aware Verification VC Formal JasperGold Questa Formal Network-on-Chip Regression Management
8+ yrs exp

Next-Gen High-Speed HBM LPDDR Memory Controller ASIC Digital Design Engineer

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
Actively hiring Confirmed live today Trusted Competitive pay
ASIC Design RTL Coding Front-end Digital Design Hardware Architecture LPDDR HBM SRAM Cache Controller NoC x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis ISA Architecture
4+ yrs exp

Staff Memory Controller Architecture and Design Engineer

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
Actively hiring Confirmed live yesterday Trusted Below market
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification SoC IC Package Scripting
4+ yrs exp

Senior Memory Controller Verification Engineer

Nvidia

Santa Clara, CA 49 days ago
Actively hiring Confirmed live today High trust
System Verilog UVM ASIC Verification C++ C Python Perl VCS Debussy GDB FPGA Post-Silicon Verification RTL DDR LPDDR
3+ yrs exp Hybrid

Senior Memory Controller Verification Engineer

Nvidia

Santa Clara, CA +4 96 days ago $168,000–$264,500
Actively hiring Confirmed live today Low trust Above market
System Verilog UVM ASIC Verification C++ C Python Perl Shell VCS Debussy GDB FPGA Post-Silicon Verification RTL Memory Controllers DDR LPDDR HBM GDDR
6+ yrs exp Hybrid

Senior RTL Design Engineer, DDR/LPDDR Memory Controller

Amd

Austin, TX +2 109 days ago $178,400–$267,600
Actively hiring Confirmed live yesterday High trust Above market
RTL Design Verilog SystemVerilog Python Perl Tcl Digital Logic Design Computer Architecture DDR LPDDR EDA Tools Lint CDC Timing Analysis Synthesis Simulation IP Microarchitecture