Browse tech roles

Cadence-Innovus TCL Python Physical Design Place and Route STA Power Gating Clock Gating floor planning Design for Yield +5 more Show less

STA Timing Closure Physical Design RTL Synthesis DFT Clocking TCL Python Perl Shell Scripting ECO VLSI CMOS EDA Tools XALK POCVM ETMs +13 more Show less

Physical Verification DRC ERC LVS Calibre P&R Flows Floorplanning ESD Design for Yield Manufacturability Multi Vt Strategies GPU Architecture Global Timing Verification Process ANT PERC +10 more Show less

ASIC Implementation Physical Design Place and Route Synthesis DFT Floorplanning PPA Optimization TCL Perl Python RTL Clock and Power Distribution Physical Signoff Design for Yield Thermal Management multi Vt +11 more Show less

ASIC Integration Physical Design Clock Distribution Floorplanning P&R Flows Timing Verification Netlist to Tapeout PPA ESD Solutions Design for Yield Manufacturability Multi Vt Strategies IP Integration +8 more Show less

ASIC Integration Physical Design Floorplanning Place and Route Clock and Power Distribution Global Signal Planning I/O Planning Cadence Synopsys Timing Verification Physical Design Verification RTL Design for Yield Manufacturability multi Vt strategies ESD Solutions +11 more Show less

ASIC Integration Physical Design Floorplanning Place and Route Clock and Power Distribution Global Signal Planning I/O Planning Hard IP Integration Timing Verification Physical Design Verification RTL Design for Yield Multi Vt GPU Architecture +9 more Show less

Physical Design ASIC Implementation Place and Route Floorplanning Synthesis DFT Clock and Power Distribution RTL Multi-voltage Power Retention Design for Yield Manufacturability Thermal Management Tapeout +9 more Show less

STA Timing Closure Physical Design RTL Synthesis DFT Clocking TCL Python Perl Shell Scripting ECO VLSI CMOS EDA Tools Digital Logic Design Post Silicon Validation +12 more Show less

STA Timing Closure Physical Design TCL Python Perl Shell Scripting DFT Synthesis ECO EDA Tools RTL Clocking Post Silicon Validation Tapeout OCV Cross-talk +12 more Show less

STA Timing Closure TCL Python Perl Shell Scripting EDA Tools RTL Synthesis DFT ECO Post Silicon Debug PPA OCV Cross-talk Clocking Physical Design +12 more Show less