Apple Inc

3,542 open roles Visit website
Sign in to favorite

Employer

About Apple Inc

Published by FindRole · most recent listing · Methodology

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3542 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2744 roles with salary data.

Most-posted roles

How Apple Inc posts

Employer behavior measured from this employer’s own listings, including ones that have since closed.

77.5%
of open roles publish a salary range

Layoffs · WARN filings

Trending down

1,074 workers affected across 15 filings since 2023.

Source: U.S. Worker Adjustment and Retraining Notification (WARN) Act filings, via WARN Feed (CC BY 4.0).

Open roles

3,542 total

CPU Physical Electrical Analysis Engineer

Austin, TX 45 days ago
Actively hiring Confirmed live 2 days ago Trusted
EMIR SIGEM Reliability VLSI SAPR PNR Apache Redhawk Cadence Voltus STA Layout Power Grid Design IR Drop Analysis Electromigration Scripting
10+ yrs exp
Save

CPU Full Chip Physical Integration Engineer

Austin, TX 45 days ago
Actively hiring Confirmed live 2 days ago Trusted
Physical Design PnR Floorplanning DRC LVS EMIR STA TCL Perl Calibre RedHawk Conformal LP LEC Formal Verification CMOS DFM Power Grid Clock Specifications SIGEM Analysis Layout Design
10+ yrs exp
Save

CPU Power Engineer

Austin, TX 45 days ago
Actively hiring Confirmed live yesterday Low trust
RTL Physical Design Micro-architecture Python Perl TCL PrimePower PowerArtist STA SPICE CMOS Logic Design Device Physics Auto Place and Route Power Analysis
3+ yrs exp
Save

CPU Full Chip Physical Integration Engineer

Austin, TX 45 days ago
Actively hiring Confirmed live 2 days ago Trusted
Physical Design Place and Route Floorplanning EMIR DRC LVS STA Formal Verification Power Grid TCL Perl RedHawk Calibre Conformal LP LEC CMOS DFM SIGEM Layout Design Computer Architecture
3+ yrs exp
Save

CPU Performance Engineer

Beaverton, OR 45 days ago
Actively hiring Confirmed live yesterday Low trust
CPU Performance Architecture Micro-architecture Design C++ C Python Perl Performance Modeling RTL CPU Performance Simulator Performance Analysis OS Internals Compiler Technology Performance Benchmarks
10+ yrs exp
Save

CPU Performance Engineer

Austin, TX 45 days ago
Actively hiring Confirmed live 2 days ago Low trust
CPU Performance Architecture Micro-architecture Design C++ C Python Perl Performance Modeling RTL Performance Analysis OS Internals Compiler Technology
10+ yrs exp
Save

CPU Performance Engineer

Austin, TX 45 days ago
Actively hiring Confirmed live 3 days ago Low trust
CPU Performance Architecture Micro-architecture Design C++ C Python Perl Performance Modeling RTL OS Internals Compiler Technology Performance Analysis
Save

CPU Performance Engineer

Austin, TX 45 days ago
Actively hiring Confirmed live 2 days ago Low trust
CPU Performance Architecture Micro-architecture Design C++ C Python Perl RTL Performance Modeling Performance Analysis OS Internals Compiler Technology
3+ yrs exp
Save

CAD Engineer, Custom EMIR Methodology

Sunnyvale, CA 45 days ago $184,700–$324,800
Actively hiring Confirmed live 2 days ago Low trust Above market
EM/IR Analysis Python Perl C/C++ Layout Design Simulation Extraction Physical Verification Circuit-design Automation
10+ yrs exp
Save

CAD Engineer, Custom EMIR Methodology

San Diego, CA 45 days ago $175,000–$308,500
Actively hiring Confirmed live 2 days ago Low trust Above market
EM/IR Analysis Python Perl C/C++ Layout Design Simulation Extraction Physical Verification Circuit-design Automation
10+ yrs exp
Save

CAD Engineer, Custom EMIR Methodology

Beaverton, OR 45 days ago
Actively hiring Confirmed live yesterday Low trust
EM/IR Analysis Python Perl C/C++ Layout Design Simulation Extraction Physical Verification Circuit Verification Automation
10+ yrs exp
Save

Biomedical Research Engineer

Cupertino, CA 45 days ago $129,300–$225,300
Actively hiring Confirmed live yesterday High trust Competitive pay
Biomedical Optics Signal Processing Python MATLAB LabView Zemax LightTools Ray-tracing Stochastic Modeling Spectroscopy Optical Engineering Electrical Engineering Mechanical Engineering Hardware Control
Save

DDR Design Engineer

San Diego, CA 45 days ago $122,700–$214,300
Actively hiring Confirmed live 2 days ago Low trust Competitive pay
Verilog SystemVerilog RTL Design DDR PHY Logic Synthesis Timing Constraints DFT Scan Concept Equivalence Checking Clock Domain Crossing State Machines Data Paths Assertion Writing
Save

DDR Design Engineer

Irvine, CA 45 days ago $122,700–$214,300
Actively hiring Confirmed live yesterday Low trust Competitive pay
Verilog SystemVerilog RTL Design DDR PHY Logic Synthesis Timing Constraints DFT Scan Concept Equivalence Checking Clock Domain Crossing State Machines Data Paths
Save

DDR Design Engineer

Beaverton, OR 45 days ago
Actively hiring Confirmed live 2 days ago Low trust
Verilog SystemVerilog RTL Design DDR PHY Logic Synthesis Timing Constraints Unified Power Format DFT Equivalence Checking Clock Domain Crossing State Machines Data Paths Assertion Writing Static Checkers Silicon Bring-up Power Characterization
Save

Wireless RF OTA Connectivity Systems Engineer

Santa Clara, CA 45 days ago $184,700–$324,800
Actively hiring Confirmed live 2 days ago High trust Above market
WLAN Bluetooth GPS UWB 802.11ax 802.11ac Wi-Fi 6E GNSS MATLAB HFSS CST ANSOFT ixChariot iPerf Octoscope RF Characterization Link Budget PHY Layer LLMs
10+ yrs exp
Save

Physical Design Lead, Custom Silicon Management

Austin, TX 45 days ago
Actively hiring Confirmed live yesterday High trust
Physical Design P&R Static Timing Analysis STA Signal Integrity RTL Synthesis Clock Tree Synthesis floor planning Power Planning DFM LVS DRC ERC Cadence Synopsys Mentor Atoptech Mixed Signal SoC
10+ yrs exp
Save

CPU DFT Verification Engineer

Santa Clara, CA 45 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday Trusted Above market
DFT Verification DFT Design Verilog Python Perl TCL JTAG IEEE1500 MBIST Scan RTL Digital Logic Design Random Constraint Verification Simulators Waveform Debugging CPU Architecture
3+ yrs exp
Save