Verification Software Engineer

Qualcomm

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$101,400–$152,200 / yr
Posted
11 days ago
Freshness
Confirmed live today
Closes
Mar 29, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $195k
This role $127k
$87k $240k
below market most similar roles pay here above market

This role pays less than 98% of similar roles. Most pay $168,175–$222,000 — the blue band above. At the midpoint, this role pays about $127k versus about $195k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 558 open roles on FindRole.

Listed pay typically runs $152,130–$222,500 across 534 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Verification Software Engineer

JOB TITLE: Verification Software Engineer The Verification Software Engineer joins the Modem/Chiplet Validation & Emulation team within the ASICS Engineering group. This role focuses on content quality, validation frameworks, and system-level validation enablement for SoCs and RF chips. You will develop, validate, and scale system-level test content across hardware and software boundaries, ensuring silicon quality for data center-class and premium mobile platforms. Key responsibilities include designing scalable test content, automation frameworks, and debug infrastructure for modem, RF, and SERDES high-speed links. You will utilize C/C++, Python, Assembly, Linux, and device drivers while working with tools like JTAG, logic analyzers, and oscilloscopes. The work involves pre-silicon simulation, emulation, and post-silicon debug, addressing complex challenges in performance, power, concurrency, and low-power modes across diverse system architectures.

What you'll do

  • Develop and scale system-level test content for pre-silicon and post-silicon validation.
  • Design scalable automation frameworks and debug infrastructure for SoC domains.
  • Perform hardware-software co-debug across SoC architecture, firmware, and drivers.
  • Write low-level code in C/C++, Python, and Assembly for bare-metal software development.
  • Analyze system-level performance, power, bandwidth, and latency tradeoffs.
  • Build infrastructure for functional verification, concurrency, and stress testing.
  • Use AI/ML models to improve validation productivity and generate high-quality code.
  • Utilize lab tools like JTAG, logic analyzers, and oscilloscopes for silicon debug.

What we're looking for

  • BS in Electrical Engineering, Computer Science, or a related field.
  • Open to new graduates and individuals with a few years of experience.
  • Expertise in end-to-end pre-silicon and post-silicon validation, bring-up, system integration, and silicon debug.
  • Proficiency in C/C++, Python, Assembly, Linux, device drivers, and bare-metal software development.
  • Experience with simulation, emulation (Veloce/FPGA), RTL understanding, and validation readiness.
  • Knowledge of Modem, RF, or SERDES high-speed interfaces, clock/power management, and performance architecture.
  • Hands-on experience with JTAG, logic analyzers, oscilloscopes, kernel debuggers, and silicon debug methodologies.
  • Bachelor's degree in Science, Engineering, or related field.

More like this

Similar roles

Design Verification Engineer

Apple Inc

Austin, TX 120 days ago
UVM System Verilog Python C++ System C Perl Coverage Driven Verification SVA Constraint Random Testing LLM ML RTL Simulation AXI AHB NoC 3GPP 4G 5G
10+ yrs exp

Design Verification Engineer

Apple Inc

Melbourne, FL 42 days ago
SystemVerilog UVM Python Perl TCL LLM UPF PCIe USB DDR Formal Verification Gate Level Simulation Simulators Waveform Viewers Coverage Collection OOP
10+ yrs exp

Design Verification Engineer

Apple Inc

Cupertino, CA 37 days ago $155,896–$225,300
System Verilog UVM C C++ Python Perl EDA Tools Digital Design Computer Architecture Constrained Random Verification Functional Coverage ASIC Design Flow High-speed Interface Protocols Regression Analysis Verification IP
3+ yrs exp

Design Verification Engineer

Apple Inc

San Diego, CA 70 days ago $175,000–$308,500
UVM SystemVerilog Verilog C C++ Assembly Python Makefile Constrained Random Testing Emulation Digital Logic Design Chip Architecture Microarchitecture Wireless Protocols Power Analysis
10+ yrs exp

Design Verification Engineer

Apple Inc

San Diego, CA 24 days ago $142,300–$263,300
SystemVerilog UVM Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture Data Structures Algorithms PCI Express DisplayPort MIPI VP9 AV1
3+ yrs exp

Design Verification Engineer

Apple Inc

Sunnyvale, CA 24 days ago $129,300–$194,700
SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Debug Computer Architecture Digital Design