Quick summary
- Work type
- On-site
- Location
- San Diego, CA
- Salary
- $175,000–$308,500 / yr
- Posted
- 62 days ago
- Freshness
- Confirmed live yesterday
- Nearby
- 99+ roles within 25 mi
Market check
Salary context
Above market
How this pay compares to similar roles
Similar $199k
This role $242k
$131k
most similar roles pay here
$327k
This role pays more than 84% of similar roles. Most pay $168,500–$229,100 — the shaded band above. At the midpoint, this role pays about $242k versus about $199k for comparable roles.
Based on 240 similar postings.
Employer
About Apple Inc
Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software
Apple Inc currently has 3513 open roles on FindRole.
Listed pay typically runs $165,800–$277,600 across 2730 roles with salary data.
Most-posted roles
- Software Engineer 287
- Machine Learning Engineer 126
- Engineering Program Manager 64
- Design Verification Engineer 49
- SoC Physical Design Engineer 43
At a glance
TL;DR · Focused Design Verification Engineer
C - Focused Design Verification Engineer will join the wireless silicon development team to support the design and verification of wireless SoCs. This role focuses on designing and implementing C tests for verification and power analysis while collaborating with architecture, RTL power designers, and software teams. The engineer is responsible for developing test plans and environments in C or UVM, creating complex power vector tests for wireless protocol designs in C or assembly, and performing cross-functional reviews. Required skills include proficiency in C, C++, assembly, Verilog, and SystemVerilog, along with knowledge of makefiles, digital logic design, and microarchitecture. The role addresses the technical challenge of ensuring functional correctness and power efficiency within complex wireless SoC architectures, utilizing tools like Python for system level tests and porting simulation tests to emulation environments.
What does a Design Verification Engineer earn in California?
Median $190598 from 33 postings across 7 companies.
Skills
What you'll do
- Design and implement C tests for wireless SoC verification and power analysis.
- Develop test plans and test environments using C or UVM.
- Create complex power vector tests for wireless protocol designs in C or assembly.
- Define power vector tests with architecture and RTL power designers to verify functionality.
- Execute test plans and perform technical reviews with cross-functional teams.
- Debug hardware issues using constrained random testing and advanced verification skills.
- Port simulation tests to emulation environments to support the design cycle.
What we're looking for
- BS degree and at least 10 years of relevant industry experience.
- Experience with C, C++, assembly programming, Verilog, and SystemVerilog.
- Understanding of C compilation flow and makefiles.
- Solid verification skills in problem solving, constrained random testing, and debugging.
- Knowledge of digital logic design, chip architecture, and microarchitecture.
- Experience setting UVM/System TB with embedded C tests or experience in UVM DV (preferred).
- Understanding of ARM V7 or V8 architecture, wireless protocols, or porting simulation tests to emulation (preferred).
More like this
Similar roles
Design Verification Engineer
Apple Inc
Waltham, MA
15 days ago
$165,800–$292,400
UVM
SystemVerilog
Digital Simulation
Constrained Random Verification
Functional Coverage
Code Coverage
Assertion Methodology
Python
Perl
C++
Assembly
Computer Architecture
Digital Design
PCI Express
DisplayPort
MIPI
Data Structures
Algorithms
10+ yrs exp
Focused Design Verification Engineer
Apple Inc
Sunnyvale, CA
62 days ago
$184,700–$324,800
C
C++
SystemVerilog
Verilog
UVM
Assembly
Python
Emulation
makefile * S
Constrained Random Testing
Digital Logic Design
Microarchitecture
Wireless Protocols
Scripting
10+ yrs exp
Design Verification Engineer
Apple Inc
Sunnyvale, CA
170 days ago
$129,300–$225,300
UVM
System Verilog
Python
C++
System C
SVA
Coverage Driven Verification
LLM
Prompt Engineering
RTL Simulation
4G/5G
3GPP
AXI
AHB
NoC
Bus Fabric
Perl
Automation
Design Verification Engineer
Apple Inc
San Diego, CA
170 days ago
$175,000–$308,500
UVM
System Verilog
Python
C++
System C
SVA
coverage driven verification
LLM
RTL Simulation
3GPP
AXI
AHB
NoC
Bus Fabric
Perl
Prompt Engineering
10+ yrs exp
Design Verification Engineer
Broadcom
Broomfield, CO
+4
60 days ago
$143,800–$230,000
SystemVerilog
UVM
SVA
RTL
Gate-level Netlists
Python
Perl
Tcl
Git
FPGA
Emulation
Synopsys
Cadence
Mentor
Co-simulation
iJTAG
Tessent
DesignSync
10+ yrs exp