CPU Design Timing Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Salary
$184,700–$324,800 / yr
Posted
15 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $207k
This role $255k
$129k most similar roles pay here $346k

This role pays more than 95% of similar roles. Most pay $168,200–$245,200 — the shaded band above. At the midpoint, this role pays about $255k versus about $207k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3513 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2730 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Design Timing Engineer

As the CPU Design Timing Engineer, you will join the hardware team to manage all aspects of timing closure for the project. You will collaborate closely with CAD teams to develop and script timing flows, while working with micro-architects and implementation engineers to drive timing closure for the CPU. Your daily work involves performing timing analysis, managing multiple clock and power domains, conducting noise analysis, and implementing variation modeling. The role requires proficiency in static timing analysis tools like PrimeTime or Tempus, as well as experience with TCL, Perl, or Python. You will utilize SDC commands for clock definitions and constraints while navigating deep sub-micron technologies. This position focuses on the technical challenges of high-speed digital designs, specifically addressing complex issues such as clock-domain crossing and reset-domain crossing within CPU microarchitecture.

More like this

Similar roles

CPU Design Timing Engineer

Apple Inc

Santa Clara, CA 15 days ago $184,700–$324,800
Static Timing Analysis PrimeTime Tempus TCL Python Perl SDC RTL Physical Design Logic Synthesis PnR Parasitic Extraction clock-domain crossing Assertion Based Verification
10+ yrs exp

CPU Design Timing Engineer

Apple Inc

Beaverton, OR 15 days ago
Static Timing Analysis PrimeTime Tempus TCL Python Perl SDC RTL Physical Design Logic Synthesis PnR Parasitic Extraction clock-domain crossing assertion based verification
10+ yrs exp