Senior Silicon CAD Engineer

Microsoft

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Salary
$119,800–$234,700 / yr
Posted
13 days ago
Freshness
Confirmed live yesterday
Closes
Feb 24, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $193k
This role $177k
$106k most similar roles pay here $248k

This role pays less than 53% of similar roles. Most pay $170,000–$216,250 — the shaded band above. At the midpoint, this role pays about $177k versus about $193k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 598 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 586 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Senior Silicon CAD Engineer

The Senior Silicon CAD Engineer joins the Methodology, Infrastructure, Silicon Engineering, and Labs Engineering team to support the development of digital design methodologies, tools, and automation for Microsoft’s cloud hardware. In this role, you will focus on technology enablement and PPA by developing, validating, deploying, and supporting next-generation nodes of digital design tools. You will collaborate with foundry and IP teams to coordinate schedules and validate PDK and cell IP collateral while maintaining physical design implementation tool methodologies and signoff settings for advanced process technologies. Day-to-day tasks include writing scripts for data gathering, regression, and releases, alongside documenting results. The role requires expertise in industry-standard tools such as Fusion Compiler, Innovus, PrimeTime, StarRC, PrimePower, and RedHawk, along with proficiency in TCL and Python scripting to solve complex hardware design challenges.

What you'll do

  • Coordinate schedules and validate PDK collateral with foundry teams.
  • Coordinate schedules and validate cell IP collateral with IP teams.
  • Deploy and maintain physical design implementation tool PPA methodologies for advanced processes.
  • Manage signoff tool settings for next-generation technology nodes.
  • Develop scripts and tools to automate data gathering, regression, and releases.
  • Troubleshoot flow and tool issues in collaboration with foundry and EDA partners.
  • Document and present technical results to stakeholders.

What we're looking for

  • A Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field and 1+ year of technical engineering experience.
  • A Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 4+ years of technical engineering experience.
  • A Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 5+ years of technical engineering experience.
  • Equivalent experience to the specified degree and experience combinations.
  • Ability to pass a Microsoft Cloud background check every two years.
  • Must provide proof of citizenship, residency, or other protected status to access export-controlled information.
  • Knowledge of advanced processes and PDK collateral from leading edge foundries (preferred).
  • 7 years' experience with industry-standard technologies such as Fusion Compiler, Innovus, PrimeTime, StarRC, PrimePower, and RedHawk (preferred).
  • Working knowledge of TCL/Python scripting (preferred).

More like this

Similar roles

Senior Silicon Engineer

Microsoft

Santa Clara, CA 6 days ago $119,800$234,700
RTL Design Microarchitecture Verilog System Verilog C++ Python Perl Networking Silicon DPU Silicon Engineering Bus Protocols
5+ yrs exp

Senior Silicon Engineer

Microsoft

2 days ago $119,800$234,700
UVM System Verilog Verilog ASIC Verification SoC Ethernet TCP/IP MAC/PCS Pre-silicon Verification Post-silicon Validation RTL data center infrastructure Silicon Engineering
5+ yrs exp Hybrid

Senior Silicon Design Verification Engineer

Microsoft

Mountain View, CA 9 days ago $119,800$234,700
C C++ SystemVerilog Python Perl Ruby FPGA HAPS Xilinx JTAG Logic Analyzers Oscilloscopes UART AMBA AXI AHB APB SPI I2C I3C USB Assembly Linker Scripts Makefile
5+ yrs exp

Silicon Design Engineer

Amd

San Jose, CA 42 days ago $166,400$249,600
ASIC SoC RTL-to-GDS Synthesis Floorplanning Clock Tree Synthesis Static Timing Analysis PrimeTime Design Compiler Innovus Fusion Compiler DRC LVS IR Drop Electromigration Python Tcl Shell Scripting FPGA FinFET

Principal Physical Design Engineer

Microsoft

2 days ago $142,800$274,800
Physical Design Place and Route Static Timing Analysis Physical Verification Formal Equivalency Verification IR-Drop Electromigration TCL Python Synopsys Fusion Compiler PrimeClosure Primetime Formality VCLP Star-RC Redhawk SC Cadence Innovus Siemens Calibre ASIC SOC
8+ yrs exp Hybrid