Senior Serdes System Design Engineer/Architect

Broadcom

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Austin, TXSan Jose, CAIrvine, CA
Salary: $121,900–$195,000 / yr
Employment: Full-time
Posted: 56 days ago
Freshness: Confirmed live today
Closes: Feb 28, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $181k

This role $158k

$111k $224k

below market most similar roles pay here above market

This role pays less than 66% of similar roles. Most pay $150,374–$212,493 — the blue band above. At the midpoint, this role pays about $158k versus about $181k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 280 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 169 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · Senior Serdes System Design Engineer/Architect

Role Posting Log in to save

The Senior Serdes System Design Engineer/Architect joins the Physical Layer Products Division to design, verify, and implement advanced signal processing algorithms for high-speed Serdes products at speeds of 100G+. You will develop channel models, define architecture requirements, and create bit-exact system models to evaluate architectural tradeoffs. Key responsibilities include implementing PAM modulation, adaptive equalizers, multi-dimensioned FEC, and digital filters while integrating with analog functions to compensate for circuit non-idealities. You will utilize MATLAB and C/C++ for simulation and verification, perform vector matching with RTL simulations, and conduct lab testing and firmware debugging. The role requires expertise in Communication Theory, Digital Signal Processing, and Transmission line theory to support next-generation wireline communications standards including IEEE 802.3 and OIF 100G/200G/400G.

Skills

Digital Signal Processing MATLAB C/C++ SerDes RTL ASIC Communication Theory FEC CDR PCIe IEEE 802.3 OIF Signal Processing Algorithms Vector Matching Firmware Transmission Line Theory

What you'll do

Develop channel models and run simulations to define Serdes architecture.
Define and document signal processing block requirements, architecture, and lab test plans.
Develop bit-exact MATLAB and C/C++ system models for simulation and verification.
Run system-level simulation suites to evaluate architectural tradeoffs.
Perform vector matching verification using RTL simulations.
Develop, test, and debug firmware associated with physical layer functionality.
Conduct lab testing and debugging of Serdes products.
Develop documentation, application notes, and provide customer support.

What we're looking for

B.S.E.E. plus 8+ years relevant experience or M.S.E.E. plus 6 years required.
Expert knowledge in Communication Theory.
Expert knowledge in Digital Signal Processing algorithms.
Working knowledge of Analog circuit behavior.
Working knowledge of Transmission line theory and s-parameter.
Expert in MATLAB and C/C++ programming.
Good hands-on skills in the lab.
Experience in designing high-speed Clock and Data Recovery (CDR) PLLs (preferred).
Experience in equalization techniques for wireline communication applications (preferred).
RTL coding (preferred).
Knowledge of IEEE 802.3/OIF 100G/200G/400G Serdes and PCIe Gen6/Gen7 standards (preferred).