Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

6 of up to 20 (filtered)

PLL Design Engineer

Apple Inc

Cupertino, CA 5 days ago $184,700–$324,800
Actively hiring Confirmed live today Posted this week High trust Above market
PLL FLL Frequency Synthesis System Verilog RTL VCO DCO SerDes SoC Scripting Jitter Analysis Op-Amps
10+ yrs exp

PLL Design/ Integration Senior Staff Engineer

Amd

San Jose, CA 6 days ago $200,000–$300,000
Actively hiring Confirmed live today Posted this week High trust Above market
IC Design Analog/Mixed-Signal PLL FPGA SystemVerilog Vivado ADPLL LDO VCO Clock Synthesis Digital Verification Post-Silicon Validation Device Physics

Senior Engineer, PLL Design

Samsung Semiconductor

San Jose, CA 22 days ago $138,000–$206,000
Actively hiring Confirmed live today High trust Below market
PLL Design CMOS Matlab Simulink Verilog SystemVerilog Spectre SpectreRF AMS RF Transceivers SerDes Mixed-Signal Simulation Monte Carlo Analysis Silicon Correlation RTL Design Jitter Budgeting
2+ yrs exp

PLL Design Engineer

Apple Inc

Austin, TX 40 days ago
Actively hiring Confirmed live today High trust
PLL FLL Frequency Synthesis VCO DCO Fractional-N System Verilog RTL SerDes SoC Jitter Analysis Op-Amps LDOs Scripting
10+ yrs exp

PLL Design Engineer

Apple Inc

San Diego, CA 40 days ago $175,000–$308,500
Actively hiring Confirmed live today High trust Above market
PLL FLL Frequency Synthesis VCO DCO Fractional-N System Verilog RTL Jitter Analysis Op-Amps LDOs Scripting SOC SerDes
10+ yrs exp

PLL Design Engineer

Apple Inc

Austin, TX 40 days ago
Actively hiring Confirmed live today High trust
PLL FLL Frequency Synthesis VCO DCO Fractional-N System Verilog RTL Jitter Analysis Op-Amps LDOs Scripting SOC SerDes