Senior FPGA Engineer, LEO Payload FPGA

Amazon Inc

Quick summary

Work type
On-site
Location
Sunnyvale, CA
Salary
$183,000–$247,600 / yr
Posted
2 days ago

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $184k
This role $215k
$127k most similar roles pay here $261k

This role pays more than 82% of similar roles. Most pay $161,500–$205,750 — the shaded band above. At the midpoint, this role pays about $215k versus about $184k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 321 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 304 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · Senior FPGA Engineer, LEO Payload FPGA

As a Senior FPGA Engineer at Amazon Kuiper Manufacturing Enterprises LLC in Sunnyvale, CA, you will join the LEO Payload team to develop and implement FPGA solutions for satellite communication systems. Your responsibilities include owning one or more FPGA bitstreams through various development phases, collaborating with network communication system architects to design and test networking functions, and working closely with digital communications/networking teams to validate architecture alternatives. You will use modern FPGA design processes and tools, such as System Verilog and Xilinx/AMD FPGAs, to optimize designs for cost, size, power, performance, and features. Experience in Python scripting for hardware validation and familiarity with high-speed networking protocols like SerDes and Ethernet is preferred, making this role ideal for those passionate about cutting-edge digital design and FPGA optimization.

What you'll do

  • Design and implement digital logic functions in FPGAs for networking purposes.
  • Create and release FPGA bitstreams through various development phases.
  • Collaborate with system architects to validate and test architecture alternatives using FPGA prototypes.
  • Drive trade-off analysis to optimize cost, size, power, performance, and features.
  • Implement and validate digital designs for networking functions using modern FPGA technologies.

What we're looking for

  • 7+ years of FPGA design and implementation experience using System Verilog.
  • Experience with Xilinx/AMD FPGAs and modern ASIC/FPGA design tools.
  • Proficiency in writing test scripts, preferably Python, for validating FPGA images in hardware.
  • Expertise in uArchitecture, RTL coding, and optimizing FPGA designs for timing and power.
  • Collaborative work experience with system architects and cross-functional engineering teams.

More like this

Similar roles

Senior FPGA Engineer, Direct to Device

Amazon Inc

Redmond, WA 2 days ago $151,200$204,600
Python C++ System Verilog Linux Unix Xilinx FPGAs AMD FPGAs AXI4 AXI Streaming High speed networking SerDes 50G/100G Ethernet Interlaken Phased array antennas RF systems FPGA optimization RTL coding Simulation Validation

Senior FPGA Modem and Physical Layer Development Engineer

Amazon Inc

Austin, TX +3 2 days ago $159,200$215,300
SystemVerilog VHDL Xilinx AMD_FPGA Intel_Altera_FPGA RF_front_end ARM_FPGA_SoC Physical_Layer_Design High_Speed_Signal_Generators Signal_Analyzers C C++ Low_Level_Drivers Hardware_In_The_Loop_Testing RTL_Development

FPGA Engineer

Amazon Inc

Redmond, WA 2 days ago $117,300$160,000
Python System Verilog UVM Xilinx AMD FPGAs RTL coding CDC RDC AXI4 AXI Streaming CI/CD HDL simulation HIL testing FPGA optimization ASIC design

Senior FPGA Engineer, LEO Payload FPGA

Amazon Inc

Redmond, WA 2 days ago $159,200$215,300
Verilog SystemVerilog Vivado Libero SoC ModelSim Python TCL PCIe DDR Ethernet Git UVM DO-254 Versal ACAP IGLOO2

FPGA Engineer, LEO KMM FPGA

Amazon Inc

San Diego, CA 2 days ago $168,100$227,400
FPGA VHDL Verilog RTL Design Physical Implementation Timing Closure Simulation Validation Networking Functions Digital Logic Trade-off Analysis CI/CD Git Jenkins AWS Linux

Senior FPGA Engineer, Space

Anduril Industries

Costa Mesa, CA 24 days ago $191,000$253,000
Vivado Xilinx Versal VHDL Verilog C C++ ARM Ethernet Serial Analog Digital ModelSim Quartus CI/CD