Physical Design Engineer

Microsoft

Confirmed live yesterday High trust

Hybrid

Quick summary

Work type: Hybrid
Location: —
Salary: $102,100–$202,200 / yr
Posted: 2 days ago
Freshness: Confirmed live yesterday
Closes: Mar 7, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $186k

This role $152k

$88k most similar roles pay here $237k

This role pays less than 79% of similar roles. Most pay $158,352–$214,562 — the shaded band above. At the midpoint, this role pays about $152k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 598 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 586 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Physical Design Engineer

Role Posting Log in to save

The Physical Design Engineer joins the Silicon, Cloud Hardware, and Infrastructure Engineering team to support the development of cloud hardware infrastructure. This role involves leading and executing physical design activities at block and sub-chip levels while contributing to flow development, automation, and methodology improvements. The engineer will own partition floor planning to optimize power, performance, and area results while managing tasks from synthesis through place and route. Key responsibilities include performing clock tree synthesis, routing, static timing analysis, physical verification, formal equivalency, and power optimization. Additionally, the role requires conducting IR-drop and electromigration analysis and evaluating technology nodes, IP selection, and EDA tools. The work focuses on solving technical challenges related to high-volume manufacturing and ensuring reliable performance for cloud infrastructure components across various product lines and future design concepts.

Skills

Physical Design Floorplanning Synthesis Placement Routing Clock Tree Synthesis Static Timing Analysis Physical Verification Formal Equivalence Power Optimization IR-drop Electromigration EDA Tools Low Power Verification

What you'll do

Lead and execute physical design activities at both block and sub-chip levels.
Own partition floor planning to achieve optimal power, performance, and area results.
Execute all implementation phases including synthesis, placement, routing, and clock tree synthesis.
Perform signoff tasks such as static timing analysis, physical verification, and formal equivalence.
Conduct power optimization, efficiency analysis, and IR-drop/electromigration (EM) analysis.
Develop and improve physical design flows, automation, and methodologies.
Evaluate and recommend technology nodes, IP selections, EDA tools, and vendor solutions.

What we're looking for

Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 1+ year of technical engineering experience.
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of technical engineering experience.
Ability to pass the Microsoft Cloud Background Check.
Must provide proof of citizenship or U.S. permanent residency for export control compliance.
Experience in floorplanning, synthesis, placement, routing, and clock tree synthesis (CTS).
Proficiency in static timing analysis, physical verification, formal equivalency, and power optimization.
Ability to perform IR-drop and electromigration (EM) analysis.
Doctorate degree or advanced degree with 3+ years experience, or Bachelor's degree with 5+ years experience (preferred).

Similar roles

Principal Physical Design Engineer

Microsoft

2 days ago $142,800–$274,800

Physical Design Place and Route Static Timing Analysis Physical Verification Formal Equivalency Verification IR-Drop Electromigration TCL Python Synopsys Fusion Compiler PrimeClosure Primetime Formality VCLP Star-RC Redhawk SC Cadence Innovus Siemens Calibre ASIC SOC

8+ yrs exp Hybrid

Save

Senior Physical Design Engineer

Microsoft

43 days ago $119,800–$234,700

Physical Design Synthesis Place and Route Physical Verification EMIR Formal Equivalence Low Power Verification RTL Tape-out Semiconductor Design

5+ yrs exp

Save

Physical Design Engineer

Qualcomm

San Diego, CA +2 25 days ago $123,100–$250,000

ASIC Physical Design Floorplanning Power Planning Clock Tree Synthesis Static Timing Analysis Signal Integrity RC Extraction DFT UPF Python Tcl Perl Shell Linux Unix Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime

4+ yrs exp

Save

Physical IC Design Engineer

Broadcom

San Jose, CA 84 days ago $143,800–$230,000

Physical Design RTL to Tape-out Synthesis Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools ASIC Machine Learning PCIe

10+ yrs exp

Save

Physical IC Design Engineer

Broadcom

San Jose, CA 32 days ago

Physical Design RTL to Tape-out Synthesis Timing Closure EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools ASIC PCIe Machine Learning

10+ yrs exp

Save

Physical Design Engineer II, Silicon Engineering

SpaceX

Austin, TX 133 days ago

ASIC Physical Design RTL2GDSII Static Timing Analysis STA EDA Tools Python TCL Perl Bash Makefile FinFET CMOS DFT Scan MBIST LBIST Floorplanning Place and Route Synthesis

3+ yrs exp

Save