Physical Design Engineer

Broadcom

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$82,500–$132,000 / yr
Employment
Full-time
Posted
5 days ago
Freshness
Confirmed live yesterday
Closes
Apr 28, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $197k
This role $107k
$65k $249k
below market most similar roles pay here above market

This role pays less than 97% of similar roles. Most pay $165,825–$227,350 — the blue band above. At the midpoint, this role pays about $107k versus about $197k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 298 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 169 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · Physical Design Engineer

Role Posting Log in to save

JOB TITLE: Physical Design Engineer (New College Grad) The Physical Design Engineer (New College Grad) joins the Physical Design team within the ASIC Products Division. In this role, you will work alongside experienced engineers to execute implementation tasks for next-generation high-performance networking, AI/ML accelerators, and custom cloud ASICs. Your daily responsibilities include block-level floorplanning, synthesis, Place and Route flows, clock tree synthesis, timing closure, and signoff across deep sub-micron nodes like N5, N3, N2, and A14. You will perform Static Timing Analysis, debug timing paths, execute ECOs, and run Physical Verification checks including DRC, LVS, ERC, and Antenna. You will also analyze IR drop and electromigration while developing automated scripts using TCL, Python, Ruby, or Bash. This work involves solving complex compute and bandwidth challenges for large-scale silicon.

What does a Physical Design Engineer earn?

Median $183150 from 38 postings across 9 companies.

See salary data

Skills

ASIC Physical Design Floorplanning Place and Route Clock Tree Synthesis Static Timing Analysis Physical Verification DRC LVS ERC IR Drop Electromigration TCL Python Ruby Bash Cadence Innovus Synopsys IC Compiler II DFT UPF CPF FinFET 2.5D/3D Integration CoWoS HBM3/4

What you'll do

  • Execute block-level floorplanning and run placement and route (P&R) flows using industry-standard EDA tools.
  • Perform Static Timing Analysis (STA) to debug timing paths and execute ECOs for timing closure.
  • Run Physical Verification checks including DRC, LVS, ERC, and Antenna to resolve signoff violations.
  • Analyze IR drop and electromigration to ensure power grid integrity.
  • Develop and maintain automated scripts using TCL, Python, or Ruby to enhance flow efficiency.
  • Participate in the physical implementation of high-performance networking, AI/ML accelerators, and custom cloud ASICs.

What we're looking for

  • Bachelor's Degree in Electrical Engineering or Computer Engineering with experience.
  • Master's degree in Electrical Engineering or Computer Engineering with a graduation date within the past 12 months.
  • Solid understanding of digital CMOS logic design, standard cell libraries, and semiconductor fundamentals.
  • Familiarity with static timing analysis (STA) concepts, clocking, and setup/hold timing.
  • Hands-on coursework, lab experience, or academic projects using EDA design tools like Cadence, Synopsys, or Siemens.
  • Proficiency in scripting languages such as TCL, Python, Ruby, or Bash.
  • Legal authorization to work in the U.S.
  • Internship or research experience in ASIC physical design, synthesis, or physical verification (preferred).

Related searches

More Physical Design Engineer jobs Physical Design Engineer jobs in San Jose All jobs at Broadcom

More like this

Similar roles

Physical Design Engineer

Broadcom

San Jose, CA 5 days ago $82,500–$132,000
ASIC Physical Design Static Timing Analysis (STA) Place and Route (P&R) Clock Tree Synthesis (CTS) Floorplanning Physical Verification DRC LVS ERC IR Drop Electromigration TCL Python Ruby Bash Cadence Innovus Synopsys IC Compiler II DFT UPF CPF FinFET 2.5D/3D Integration CoWoS HBM3/4
2+ yrs exp
Save

Physical Design Engineer

Qualcomm

San Diego, CA 16 days ago $174,400–$261,600
ASIC SoC Physical Design Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime SI Python Perl TCL C/C++ Shell Scripting Linux Unix Static Timing Analysis Clock Tree Synthesis DFT Formal Verification RC Extraction IR-drop Analysis
10+ yrs exp
Save

Physical Design Engineer

Broadcom

Colorado Springs, CO +1 104 days ago
Physical Design RTL to Tape-out Synthesis Physical Verification Timing Closure STA EM/IR Analysis Place and Route Clock Tree Synthesis Floor-planning Layout TCL Perl EDA Tools IC Design
8+ yrs exp
Save

Physical Design Engineer

Apple Inc

Cupertino, CA 48 days ago $129,300–$225,300
Physical Design RTL GDSII Floor-planning Place and Route STA LVS DRC Verilog Perl Tcl Synthesis Physical Verification SoC Architecture
Save

Physical Design Engineer

Apple Inc

Cupertino, CA 33 days ago $174,149–$225,300
Physical Design SoC Design Innovus Fusion Compiler TCL Python Perl Static Timing Analysis Clock Tree Synthesis Floor Planning ECO Power Gating Clock Gating Multi-voltage Domain Design IR/IVD Analysis LVC DRC GDS2 CMOS Netlist
3+ yrs exp
Save

Senior Staff HW SOC/ASIC Physical Design Engineer

Qualcomm

San Diego, CA 9 days ago $121,800–$182,600
ASIC Design RTL-to-GDSII Floorplanning Clock Tree Synthesis Place-n-Route Static Timing Analysis DRC LVS TCL Python Perl Innovus ICC2 PrimeTime Calibre Pegasus ICV UPF CPF SDC FinFET EM/IR Analysis Virtuoso Formal Equivalence
2+ yrs exp
Save