New Graduate Engineer, Silicon Engineering

SpaceX

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Palo Alto, CAIrvine, CARedmond, WA
Salary
$135,000–$175,000 / yr
Posted
28 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $194k
This role $155k
$123k most similar roles pay here $247k

This role pays less than 78% of similar roles. Most pay $161,375–$227,350 — the shaded band above. At the midpoint, this role pays about $155k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 680 open roles on FindRole.

Listed pay typically runs $130,000–$165,000 across 442 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · New Graduate Engineer, Silicon Engineering

Role Posting Log in to save

New Graduate Engineer, Silicon Engineering will join the team to develop next-generation silicon for the Starlink program. This role involves participating in all phases of ASIC and FPGA design and verification flows, including architecture, RTL implementation, and emulation. Candidates will perform chip bring-up and validation in the lab using C/C++ or Python. The position covers diverse technical areas such as RF/Analog IC design in SiGe or CMOS processes, physical design involving synthesis and floor planning, and digital signal processing for communication system blocks. Key technologies and tools include SystemVerilog, Verilog, VHDL, and simulation tools like ADS, Spectre, HFSS, or Momentum. The role addresses complex hardware challenges including RTL design, verification of fixed-point MATLAB models, and physical implementation in advanced technology nodes to support sophisticated satellite communication systems.

What does a Engineer earn in California?

Median $208000 from 94 postings across 22 companies.

See salary data

Skills

ASIC FPGA RTL Design SystemVerilog Verilog VHDL C C++ Python RFIC MMIC DSP MATLAB ADS Spectre HFSS Momentum CMOS Physical Design tapeout

What you'll do

  • Participate in all phases of ASIC and FPGA design and verification flows.
  • Develop RTL designs using SystemVerilog for DSP and digital communication system blocks.
  • Bring up and validate ASICs and FPGAs in the lab using C/C++ or Python.
  • Simulate and model RFIC systems to partition functions between hardware and software domains.
  • Develop RF and microwave circuits using state-of-the-art SiGe or CMOS processes.
  • Perform physical design tasks including synthesis, floor planning, place and route, and timing analysis.
  • Create automation scripts to improve physical design methodologies and implementation steps.
  • Execute the full verification of complex digital designs for Starlink SoCs.

What we're looking for

  • Must be graduating with a bachelor's, master's, or PhD in 2026 or 2027.
  • Degree must be in an engineering discipline, mathematics, or physics.
  • Experience working with ASIC, SOC, FPGA, RFIC, or MMIC.
  • Understanding of computer architecture (preferred).
  • Experience in analog/digital CMOS IC design, physical design, SystemVerilog, Verilog, VHDL, C/C++, or Python (preferred).
  • Experience in RTL design, chip bring-up, verification, post-silicon validation, or digital signal processing (preferred).
  • Must be a U.S. citizen, national, lawful permanent resident, refugee, or asylee to meet ITAR requirements.
  • Bachelor’s degree in an engineering discipline, mathematics or physics.

Related searches

More New Graduate Engineer jobs New Graduate Engineer jobs in Palo Alto All jobs at SpaceX

More like this

Similar roles

New Graduate Engineer, Silicon Engineering

SpaceX

Palo Alto, CA +2 28 days ago $125,000–$160,000
ASIC FPGA RTL Design SystemVerilog Verilog VHDL C++ Python RFIC MMIC DSP MATLAB ADS Spectre HFSS Momentum CMOS Physical Design Synthesis tapeout
Save

New Graduate Engineer, Silicon Engineering

SpaceX

Palo Alto, CA +2 28 days ago $125,000–$165,000
ASIC FPGA RTL Design SystemVerilog Verilog VHDL C C++ Python RFIC MMIC DSP MATLAB ADS Spectre HFSS Momentum CMOS Physical Design tapeout
Save

Senior RTL Design Engineer, Silicon Engineering

SpaceX

Palo Alto, CA 113 days ago $175,000–$280,000
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB HDL Simulators EDA Tools Timing Closure Synthesis Clock Domain Crossing Power Optimization Silicon Bring-up
5+ yrs exp
Save

Senior RTL Design Engineer

SpaceX

Irvine, CA 113 days ago $165,000–$260,000
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB Synthesis Timing Closure HDL Simulators EDA Tools Clock Domain Crossing Power Optimization Silicon Bring-up
5+ yrs exp
Save

Senior RTL Design Engineer

SpaceX

Redmond, WA 113 days ago $165,000–$260,000
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB Synthesis Timing Closure HDL Simulators HDL Lint Tools Clock Domain Crossing Power Optimization
5+ yrs exp
Save

ASIC/SOC DFT Engineer

SpaceX

Palo Alto, CA 36 days ago $135,000–$175,000
ASIC DFT Scan Insertion ATPG Verilog SystemVerilog Python Bash Perl UPF Gate Level Simulation SDF DRC Formal Verification RTL Physical Design
1+ yrs exp
Save