GPU Physical Design Engineer

Apple Inc

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$181,100–$318,400 / yr
Posted
52 days ago

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $203k
This role $250k
$143k most similar roles pay here $337k

This role pays more than 93% of similar roles. Most pay $169,625–$235,750 — the shaded band above. At the midpoint, this role pays about $250k versus about $203k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1723 open roles on FindRole.

Listed pay typically runs $162,500–$272,100 across 1398 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · GPU Physical Design Engineer

As part of the Silicon Technologies group at Apple, you will join a dynamic team as a senior-level GPU Physical Design Engineer responsible for implementing complete chip design from RTL to tapeout. Your daily tasks include collaborating with the Front-End (FE) team to understand chip architecture and driving physical aspects early in the design cycle, optimizing performance, power, and area (PPA), and leading methodologies and best known methods for PD work. You will also manage place-and-route engineers, resolve complex design issues, and ensure delivery of world-class GPU implementations using cutting-edge technology nodes. The role demands expertise with industry-standard physical implementation tools, TCL/Perl/Python scripting, and a deep understanding of ASIC implementation processes including synthesis, DFT insertion, floorplanning, clock distribution, and timing signoff. Experience with large-scale GPU designs (>20M gates) and multi-voltage strategies is highly valued.

What you'll do

  • Drive physical design construction and optimization for performance, power, and area (PPA).
  • Set methodologies and guidelines for efficient physical design processes.
  • Coordinate place and route activities with engineering teams to meet project goals.
  • Resolve complex physical design issues and drive innovative solutions.
  • Work on cutting-edge GPU designs using the latest technology nodes.

What we're looking for

  • Experience with industry-standard physical implementation tools and PPA optimization flows.
  • Proficient in scripting languages such as TCL, Perl, or Python.
  • Minimum 10 years of relevant experience in ASIC implementation.
  • Expertise in all aspects of ASIC implementation including synthesis, DFT insertion, floorplanning, and place-and-route.
  • Strong background in hierarchical design approach for large GPU designs (>20M gates).
  • Proven ability to work cross-functionally to drive physical implementations for world-class products.

More like this

Similar roles

GPU Physical Design Engineer

Apple Inc

Austin, TX 52 days ago
TCL Perl Python Synthesis DFT Floorplanning Clock_and_Power_Distribution Place_and_Route Timing_Electrical_Physical_Signoff Multi_Voltage_Design Power_Gating Hierarchical_Design Top_down_Design_Budgeting IP_Integration CAD_Tools Floorplanning_Tools P&R_Flows Static_Timing_Analysis Physical_Design_Verification_Flows Design_for_Yield Thermal_Management

GPU Physical Design Engineer

Apple Inc

Austin, TX 52 days ago
Python TCL Perl shell scripting EDA tools APIs hierarchical design top-down design budgeting timing physical convergence multi-voltage power gated power retention Synthesis DFT insertion Floorplanning Clock and Power distribution Place and Route STA

GPU Design Engineer

Qualcomm

Austin, TX 39 days ago $195,200$292,800
SystemVerilog Verilog RTL design Design verification methodologies Constrained-random testing Coverage-driven verification Formal techniques Automation tools Micro-architecture Physical design Software engineering SoC development Program management Tape-out readiness Hiring strategy Succession planning Performance management Career development Predictive execution Process optimization Metric establishment

GPU Design Verification Engineer

Qualcomm

San Diego, CA +3 70 days ago $161,800$273,400
SystemVerilog UVM C/C++ Python Veloce Palladium Zebu FPGA Vulkan DX11 DX12 Make Airflow GNU Toolchain Visual Studio Formal verification FPV DPV QEMU Embedded FW Development Linux Kernel Architecture C/C++ Debugging gdb uboot uefi kernel-mode drivers

GPU Research Engineer

Qualcomm

San Diego, CA 44 days ago $161,800$242,600
C/C++ Python Vulkan D3D OpenGL OpenCL GPU Architecture Ray Tracing Neural Rendering Geometry Processing Machine Learning Feature Development Specification Simulators Standardization Efforts CI/CD