FPGA Prototyping Engineer

Snap Inc.

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Paris, France
Posted
91 days ago
Freshness
Confirmed live 2 days ago
Nearby
13 roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $188k
$142k most similar roles pay here $228k

This listing doesn't post a salary. Most similar roles pay $161,396–$214,000.

Based on 240 similar postings.

Employer

About Snap Inc.

Snap Inc. is a technology and camera company, best known for Snapchat, offering visual communication, augmented reality, and advertising products.

Snap Inc. currently has 76 open roles on FindRole.

Listed pay typically runs $209,000–$313,000 across 58 roles with salary data.

Most-posted roles

View all roles at Snap Inc.

At a glance

TL;DR · FPGA Prototyping Engineer

Role Posting Log in to save

The FPGA Prototyping Engineer joins a team focused on SoC prototyping and pre-silicon validation. In this role, the engineer will port complex SoC and subsystem RTL onto FPGA, HAPS, and ZeBu platforms while managing target-specific conditionals to keep code close to ASIC RTL. Daily responsibilities include reworking RTL wrappers, debugging hardware issues like memory-model integration and timing problems, and integrating prototyping platforms into CI/CD flows using tools like GitLab or TeamCity. The role requires expertise in SoC RTL integration, static timing analysis for Xilinx or Intel platforms, and familiarity with ARM Cortex architectures and peripherals such as PCIe, JTAG, and I2C. This position addresses the critical challenge of accelerating pre-silicon readiness by bridging hardware integration and platform bring-up to ensure seamless software validation flows across various prototyping environments.

Skills

FPGA RTL HAPS ZeBu SoC Hardware Emulation Pre-silicon Validation Static Timing Analysis ARM Cortex LPDDR PCIe JTAG UART SPI I2C CI/CD GitLab TeamCity RTOS

What you'll do

  • Port SoC and subsystem RTL onto FPGA, HAPS, and ZeBu platforms while maintaining proximity to ASIC RTL.
  • Rework RTL, wrappers, and platform-specific logic to support common software flows across multiple prototyping targets.
  • Debug complex hardware issues including memory models, reset/clock sequencing, and timing issues on various platforms.
  • Perform waveform analysis and review timing reports to resolve hardware integration problems.
  • Partner with cross-functional teams and vendors to root-cause issues and accelerate pre-silicon readiness.
  • Integrate prototyping platforms into CI/CD flows to improve build reliability and automated regressions.
  • Manage the transition between hardware integration and platform bring-up for SoC enablement.

What we're looking for

  • Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • 5+ years of experience in SoC prototyping, FPGA/emulation bring-up, or pre-silicon validation.
  • Experience with RTL integration, FPGA prototyping, and hardware emulation platforms like HAPS or ZeBu.
  • Proficiency in static timing analysis for Xilinx or Intel FPGA platforms.
  • Familiarity with ARM Cortex architectures and standard SoC peripherals such as PCIe, JTAG, and I2C.
  • Ability to debug complex hardware issues including memory models, clock/reset sequencing, and waveform analysis.
  • Experience running embedded software, diagnostics, or RTOS-based applications on FPGA or emulator platforms.
  • Experience building or maintaining CI/CD pipelines for hardware prototyping using tools like GitLab or TeamCity.

Related searches

More FPGA Prototyping Engineer jobs FPGA Prototyping Engineer jobs in Paris All jobs at Snap Inc.

More like this

Similar roles

Senior FPGA Prototyping Platform Engineer

Nvidia

Santa Clara, CA 101 days ago $168,000–$264,500
FPGA Synthesis Place and Route Timing Closure Synopsys Protocompiler Xilinx Vivado Oscilloscopes Protocol Analyzers ChipScope Identify HAPS SOC GPU
7+ yrs exp
Save

System FPGA Engineer

Qualcomm

Santa Clara, CA +4 56 days ago $151,800–$227,800
FPGA Verilog SystemVerilog Python cocotb RTL Vivado Vitis Quartus Prime JTAG PCIe DDR5 LPDDR5X I2C UART AXI4 SerDes Git GitHub CI/CD SVA IPMI MCTP PLDM OpenBMC
4+ yrs exp
Save

SoC Systems & Infrastructure Engineer

Qualcomm

San Diego, CA 28 days ago $115,600–$173,400
ASIC SoC RTL Verilog SystemVerilog FPGA Emulation Python C/C++ Tcl Perl Linux Embedded Linux JTAG Git CI/CD EDA Veloce Palladium PCIe AXI I2C Ethernet
Save

Pre-Silicon Validation Engineer

Qualcomm

San Diego, CA 15 days ago $98,500–$147,700
SystemVerilog C/C++ Python ASIC Emulation FPGA Prototyping Cadence Palladium Siemens Veloce Synopsys ZeBu RTL Verification Linux Shell Scripting SoC Architecture PCIe CXL DDR Ethernet AI-Assisted Engineering Tools
Save

FPGA Prototyping Lead

Amd

San Jose, CA 53 days ago $200,000–$300,000
FPGA SystemVerilog Verilog Vivado Vitis Synopsys HAPS Cadence Protium SoC Architecture PCIe DDR Ethernet USB HBM AXI ACE CHI RTL Design Timing Closure CDC Analysis Floorplanning
10+ yrs exp Hybrid
Save

FPGA Engineer

General Dynamics

Annapolis Junction, MD 14 days ago $109,013–$114,975
VHDL Verilog SystemVerilog TCL Vivado Petalinux Yocto Buildroot Git CI/CD Ethernet Interlaken Aurora SerialLite II RS-232 SPI I2C CAN DRAM SRAM
2+ yrs exp Hybrid
Save