Emulation Methodology Engineer

Qualcomm

Confirmed live 2 days ago Low trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$115,600–$173,400 / yr
Posted
50 days ago
Freshness
Confirmed live 2 days ago
Closes
Jan 19, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $185k
This role $144k
$103k most similar roles pay here $237k

This role pays less than 80% of similar roles. Most pay $152,875–$216,250 — the shaded band above. At the midpoint, this role pays about $144k versus about $185k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Emulation Methodology Engineer

The Emulation Methodology Engineer joins the ASICS Engineering team to define, model, design, optimize, verify, validate, implement, and document IP development for high-performance, high-quality, and low-power products. Working within the ASIC engineering domain, this individual creates architectures, circuit specifications, logic designs, and system simulations based on specific system-level requirements. The role involves collaborating across cross-functional teams to develop implementation strategies that meet customer needs while evaluating process flows from high-level design through synthesis, place and route, timing, and power usage. To execute these tasks, the engineer utilizes specialized tools such as Virtuoso and RTL to GDS Flow, alongside various scripting tools and programming languages. The position requires technical documentation for EDA, IP, and ASIC projects while solving complex hardware and software architecture integration challenges for diverse integrated circuit packages.

What you'll do

  • Define, model, design, optimize, verify, and document IP block or SoC development for high-performance products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on system-level requirements.
  • Develop and execute implementation strategies that meet specific system requirements and customer needs.
  • Evaluate the entire process flow from high-level design to synthesis, place and route, timing, and power usage.
  • Utilize EDA tools and applications like Virtuoso to execute architecture and design for IC packages or SoCs.
  • Write detailed technical documentation for various EDA, IP, and ASIC projects.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field with 2+ years of ASIC experience.
  • Master's degree in Science, Engineering, or a related field with 1+ year of ASIC experience.
  • PhD in Science, Engineering, or a related field.
  • Preferred Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 3+ years of experience in ASIC design, verification, validation, or integration.
  • 2+ years of experience with architecture and design tools.
  • 2+ years of experience with scripting tools and programming languages.
  • 2+ years of experience with design verification methods.

More like this

Similar roles

Senior Physical Design Engineer

Qualcomm

Austin, TX 51 days ago $115,600$173,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC IC Package
2+ yrs exp

Staff Physical Design Engineer

Qualcomm

San Diego, CA 10 days ago $153,200$229,800
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC
2+ yrs exp

SOC Verification and Methodology Engineer Staff

Qualcomm

San Diego, CA 30 days ago $140,000$210,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Circuit Design Logic Design Synthesis Place and Route Verification Validation Scripting Hardware Architecture Software Architecture
4+ yrs exp

Senior Staff Physical Design Engineer

Qualcomm

Austin, TX 77 days ago $164,000$246,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp

SOC Design Verification Engineer Staff

Qualcomm

San Diego, CA 53 days ago $140,000$210,000
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp