SOC Verification and Methodology Engineer Staff

Qualcomm

Confirmed live 2 days ago Trusted

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$140,000–$210,000 / yr
Posted
30 days ago
Freshness
Confirmed live 2 days ago
Closes
Feb 8, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $193k
This role $175k
$129k most similar roles pay here $241k

This role pays less than 69% of similar roles. Most pay $170,000–$216,250 — the shaded band above. At the midpoint, this role pays about $175k versus about $193k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · SOC Verification and Methodology Engineer Staff

The SOC Verification and Methodology Engineer -Staff joins the ASICS Engineering team to define, model, design, optimize, verify, validate, implement, and document IP development for high performance, high quality, and low power products. This individual will create advanced architectures, circuit specifications, logic designs, and system simulations based on system-level requirements while collaborating with cross-functional teams like software architecture and product management to execute implementation strategies. The role involves evaluating complex process flows from high-level design through synthesis, place and route, timing, and power use. Key technical requirements include proficiency in RTL to GDS Flow, Virtuoso, scripting tools, and programming languages. The engineer will solve complex problems regarding block or SoC development for integrated circuit packages while providing guidance to team members and authoring detailed technical documentation for various EDA, IP, and ASIC projects.

What you'll do

  • Define, model, design, optimize, verify, and document IP development for high-performance, low-power products.
  • Create advanced architectures, circuit specifications, logic designs, and system simulations based on requirements.
  • Develop and execute implementation strategies that meet specific system requirements and customer needs.
  • Evaluate complex process flows including synthesis, place and route, timing, and power usage.
  • Utilize EDA tools and applications to execute the design of complex blocks and SoC packages.
  • Write and review detailed technical documentation for complex EDA, IP, and ASIC projects.
  • Provide supervision and guidance to other team members on technical tasks.

What we're looking for

  • Bachelor's degree in Science, Engineering, or related field with 4+ years of ASIC design, verification, validation, or integration experience.
  • Master's degree in Science, Engineering, or related field with 3+ years of ASIC design, verification, validation, or integration experience.
  • PhD in Science, Engineering, or related field with 2+ years of ASIC design, verification, validation, or integration experience.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science (preferred).
  • 6+ years of ASIC design, verification, validation, integration, or related work experience (preferred).
  • 2+ years of experience with architecture and design tools (preferred).
  • 2+ years of experience with scripting tools and programming languages (preferred).
  • 2+ years of experience with design verification methods (preferred).

More like this

Similar roles

SOC Design Verification Engineer Staff

Qualcomm

San Diego, CA 53 days ago $140,000$210,000
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp

SOC Design Verification Engineer

Qualcomm

San Diego, CA 16 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout

SOC Design Verification Engineer

Qualcomm

San Diego, CA 15 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout

SOC Design Verification Engineer

Qualcomm

San Diego, CA 3 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout

SOC Design Verification Engineer

Qualcomm

San Diego, CA 53 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting SoC IC Package