Design Verification Engineer

Amd

Confirmed live 2 days ago High trust

Hybrid

Quick summary

Work type: Hybrid
Location: Santa Clara, CA
Salary: $136,000–$204,000 / yr
Posted: 44 days ago
Freshness: Confirmed live 2 days ago
Closes: Jul 29, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $188k

This role $170k

$126k most similar roles pay here $230k

This role pays less than 66% of similar roles. Most pay $159,562–$216,250 — the shaded band above. At the midpoint, this role pays about $170k versus about $188k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Design Verification Engineer

Role Posting Log in to save

As a Design Verification Engineer, you will join a growing team focused on delivering high-quality, industry-leading IP and differentiated technologies. You will be responsible for developing and maintaining tests for functional verification, building both directed and random verification tests, and debugging test failures to identify root causes. Working closely with RTL, firmware, and circuit engineers, you will resolve design defects and address test issues while ensuring functional and code coverage goals are met. The role requires proficiency in Verilog, SystemVerilog, UVM, C/C++, and scripting languages like Python, Perl, or TCL. You will utilize simulation tools to debug RTL code for complex processor architectures. Specific domain experience includes ASIC design verification, with a focus on DDR, memory controllers, and PHY verification within the context of advanced silicon design and firmware integration.

Skills

System Verilog UVM Verilog RTL C C++ Python Perl TCL DDR Memory Controller PHY Simulation Tools Code Coverage

What you'll do

Develop and maintain tests for functional verification.
Build directed and random verification tests for ASIC/SoC designs.
Debug test failures to identify root causes and resolve design defects.
Work with RTL and firmware engineers to correct test issues and design bugs.
Perform functional and code coverage verification.
Provide technical support to other engineering teams.
Collaborate with architects and hardware engineers to understand new features for verification.
Debug RTL code using simulation tools.

What we're looking for

Bachelor's, Master's, or Ph.D. degree in Computer Engineering or Electrical Engineering.
Strong ASIC design verification experience.
Experience with Verilog, SystemVerilog, and modern verification libraries like UVM.
Experience with C/C++ programming.
Proficiency in debugging RTL code using simulation tools.
Experience with DDR or Memory Controller; PHY Verification is a plus.
Experience with scripting languages such as Python, Perl, and TCL is a plus.
Excellent communication skills and ability to collaborate across different sites and time zones.

Similar roles

Design Verification Engineer

Apple Inc

San Diego, CA 149 days ago $175,000–$308,500

UVM System Verilog Python C++ System C SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Bus Fabric Perl Prompt Engineering

10+ yrs exp

Save

Design Verification Engineer

Apple Inc

San Diego, CA 149 days ago $122,700–$214,300

UVM System Verilog Python C++ C SVA coverage driven verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Automation

Save

Design Verification Engineer

Apple Inc

Sunnyvale, CA 149 days ago $184,700–$324,800

UVM System Verilog Python C++ System C SVA coverage driven verification LLM RTL Simulation 4G/5G 3GPP AXI AHB NoC Perl Prompt Engineering

10+ yrs exp

Save

Design Verification Engineer

Apple Inc

Sunnyvale, CA 149 days ago $129,300–$225,300

UVM System Verilog Python C++ System C SVA Coverage Driven Verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Perl Automation

Save

Design Verification Engineer

Amd

Santa Clara, CA 101 days ago $166,400–$249,600

SystemVerilog UVM VCS Verdi DVE Python Tcl Perl Shell PCIe Ethernet DDR AXI DMA UPF Formal Verification C/C++ Make HAPS FPGA

Hybrid

Save

Design Verification Engineer

Apple Inc

Austin, TX 91 days ago

UVM System Verilog Python C++ SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Perl Constraint Random Testing Firmware

Save