Design Verification Engineer

Apple Inc

Confirmed live today Low trust

Quick summary

Work type: On-site
Location: Beaverton, OR
Posted: 40 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $200k

$141k $242k

below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $169,625–$230,087.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Design Verification Engineer

Role Posting Log in to save

As a Design Verification Engineer within the Hardware Technology team, you will ensure the functionality and performance of premier SOCs. You will own the quality of the SOC, IP, or subsystem by reviewing design and architecture specifications and collaborating closely with design and micro-architecture teams. Your daily responsibilities include developing test plans, tests, and coverage plans while defining next-generation verification methodologies and testbenches. You will communicate with software and architecture teams to understand use cases, drive test cases, run regressions, triage bugs, and analyze coverage. The role requires knowledge of computer architecture, digital design fundamentals, Verilog, SystemVerilog, digital simulation, and debug. You should also possess skills in Python, Perl, or similar scripting languages, with C/C++ and assembly experience being a plus for this chip design effort.

What does a Design Verification Engineer earn?

Median $189224 from 84 postings across 10 companies.

See salary data

Skills

SystemVerilog Verilog Python Perl C++ C Assembly Digital Design Computer Architecture Digital Simulation Debug

What you'll do

Verify the functionality and performance of Apple’s premier SOCs, IPs, or subsystems.
Review design and architecture specifications to ensure quality and performance goals are met.
Develop comprehensive test plans, test cases, and coverage plans for hardware designs.
Define next-generation verification methodologies and build complex testbenches.
Communicate with design, architecture, and software teams to identify use cases and corner conditions.
Run and triage regressions while tracking bugs throughout the design cycle.
Analyze coverage metrics to ensure all design requirements are fully verified.

What we're looking for

Minimum of a Bachelor of Science degree.
Knowledge of computer architecture and digital design fundamentals (preferred).
Knowledge of Verilog or SystemVerilog, digital simulation, and debug (preferred).
Experience with Python, Perl, or similar scripting languages (preferred).
Ability to work independently to deliver project goals (preferred).
Experience with C/C++ or assembly (preferred).
Excellent interpersonal skills and the ability to take on diverse challenges (preferred).

Similar roles

Design Verification Engineer

Apple Inc

Seattle, WA 40 days ago $122,700–$184,800

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Debug SOC Computer Architecture Digital Design Testbench

Save

Design Verification Engineer

Apple Inc

Beaverton, OR 40 days ago

SystemVerilog UVM Digital Simulation Python Perl C/C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Computer Architecture Digital Design Data Structures Algorithms PCI Express DisplayPort MIPI

10+ yrs exp

Save

Design Verification Engineer

Apple Inc

Seattle, WA 40 days ago $142,300–$263,300

SystemVerilog UVM Python Perl C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture Data Structures Algorithms PCI Express DisplayPort MIPI VP9 AV1

3+ yrs exp

Save

Design Verification Engineer

Apple Inc

Cupertino, CA 40 days ago $150,400–$277,600

SystemVerilog UVM Python Perl C/C++ Assembly Constrained Random Verification Functional Coverage Code Coverage Assertion Methodology Digital Simulation Computer Architecture PCI Express DisplayPort MIPI Data Structures and Algorithms

3+ yrs exp

Save

Design Verification Engineer

Apple Inc

Austin, TX 40 days ago

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Computer Architecture Digital Design Debug

Save

Design Verification Engineer

Apple Inc

Santa Clara, CA 40 days ago $129,300–$194,700

SystemVerilog Verilog Python Perl C++ C Assembly Digital Simulation Debug Computer Architecture Digital Design

Save