CPU Server Physical Design Engineer

Qualcomm

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$167,100–$250,700 / yr
Posted
60 days ago
Closes
Oct 12, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $194k
This role $209k
$140k most similar roles pay here $263k

This role pays more than 63% of similar roles. Most pay $156,900–$230,462 — the shaded band above. At the midpoint, this role pays about $209k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 750 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 430 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU Server Physical Design Engineer

As a Principal Qualcomm CPU Engineer, you will join a dynamic team at the forefront of semiconductor innovation, responsible for designing and verifying high-performance multi-core CPUs that power global industries. Your daily tasks include leveraging advanced knowledge in computer architecture to develop low-power, high-performance CPU designs, collaborating with cross-functional teams to define requirements and solve complex problems, and evaluating design processes from concept to productization. You will use industry-standard tools like Verilog, VHDL, C++, Python, and Perl for simulation, verification, and debugging, ensuring that your work meets stringent customer and industry standards. With a focus on creating functional models, test plans, and detailed technical documentation, you will contribute to the development of cutting-edge CPU technology at scale.

What you'll do

  • Leads the development and verification of high-performance and low-power CPU designs.
  • Solves complex design problems to ensure completeness, functionality, power efficiency, and performance.
  • Defines requirements and specifications for CPU designs in collaboration with cross-functional teams.
  • Evaluates the entire design process from concept to productization to meet industry standards.
  • Writes detailed technical documentation for complex CPU designs including verification test plans.

What we're looking for

  • Master's degree in Electrical Engineering, Computer Engineering, or related field.
  • 6+ years experience with high-performance microprocessor design and programming (C/C++, Perl/Python).
  • 6+ years using simulators, waveform debugging tools, and industry-standard synthesis/place-and-route tools.
  • 6+ years of simulation, emulation, formal verification, and silicon validation experience.
  • Experience in creating functional models, checkers, test plans, and generating tests.

More like this

Similar roles

CPU Physical Design Engineer (San Diego)

Qualcomm

San Diego, CA 24 days ago $122,500$183,700
Verilog RTL Synthesis Place_and_Route Timing_Analysis Power_Analysis GDS CPU_Microarchitecture Library_Cells High_Performance_Implementation Low_Power_Implementation Tapeout_Flows

CPU Power Analysis Engineer

Qualcomm

Austin, TX 13 days ago $122,500$183,700
Python Tcl Power analysis RTL design Synthesis Physical design UPF CPF CPU micro-architecture Power characterization Joules PTPX

CPU Server Physical Design Timing Engineer

Qualcomm

Santa Clara, CA 107 days ago $198,700$298,100
TCL Perl Python Prime-time Tempus ICC2 Innovus STA AOCV POCV CTS ASIC Cross-talk noise Signal Integrity Layout Parasitic Extraction

Careers

Qualcomm

Santa Clara, CA 13 days ago
TCL Perl Python Prime-time Tempus ICC2 Innovus STA AOCV POCV CTS TCL scripting Perl scripting Python scripting ASIC back-end design flows Cross-talk noise Signal Integrity Layout Parasitic Extraction Feed through handling

CPU Server Physical Design Clock Engineer

Qualcomm

Austin, TX +1 24 days ago $148,300$222,500
SPICE Python Kubernetes Terraform Docker CI/CD Prometheus Grafana PostgreSQL Git VLSI RTL Physical_Design Clocking_Solutions HDL Verilog SystemVerilog Cadence Synopsys Calibre