CPU Emulation Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$175,600–$263,400 / yr
Posted
40 days ago
Freshness
Confirmed live yesterday
Closes
Mar 16, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $200k
This role $220k
$137k $277k
below market most similar roles pay here above market

This role pays more than 68% of similar roles. Most pay $166,398–$232,812 — the blue band above. At the midpoint, this role pays about $220k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU Emulation Engineer

As a CPU Emulation Engineer within the CPU Engineering group, you will join the CPU verification team to deliver emulation-based solutions for high performance CPUs. You will architect and develop test bench infrastructure using C/C++ and Systemverilog to enable CPU emulation across various platforms. Your daily responsibilities include developing verification methodologies, debugging emulation performance and area issues, and creating environments to run OS boots, performance benchmarks, and other vectors. You will utilize tools such as Palladium, Zebu, Veloce, and FPGAs while employing Perl, Python, or shell scripts for automation. The role requires solving complex hardware problems by debugging RISC-V CPU designs, optimizing synthesizable Verilog components, and managing C/C++ DPI transactors to ensure scalable and portable verification environments for CPU architecture and micro-architecture.

What you'll do

  • Architect and develop test bench infrastructure in C/C++ and Systemverilog for CPU emulation.
  • Develop verification methodologies to ensure scalable and portable environments across simulation and emulation.
  • Debug emulation performance and area issues to optimize the use of emulation resources.
  • Develop environments to run verification test cases, OS boots, and performance benchmarks.
  • Create debugging methodologies to identify and resolve CPU functional and performance issues.
  • Maintain emulation environments to collect and analyze performance metrics.
  • Execute verification plans including design bring-up, DV environment setup, and regression enabling.

What we're looking for

  • Bachelor's degree and 4+ years of relevant engineering experience, Master's degree and 3+ years, or PhD and 2+ years of relevant engineering experience.
  • Architect and develop test bench infrastructure in C/C++ and Systemverilog for CPU emulation.
  • Develop verification methodologies and environments for OS boot, performance benchmarks, and test cases.
  • Debug emulation performance, area issues, and CPU functional/performance issues.
  • Execute verification plans including design bring-up, DV environment bring-up, and regression enabling.
  • 5+ years of experience with emulation platforms such as Palladium, Zebu, Veloce, or FPGAs (preferred).
  • Experience with synthesizing and optimizing designs in synthesizable Verilog (preferred).
  • Experience with C/C++ DPI transactors, scripting (Perl, Python, shell), and RISC-V CPU designs (preferred).

More like this

Similar roles

Emulation Performance/Debug Engineer

Qualcomm

San Diego, CA 11 days ago $121,800–$182,600
Verilog SystemVerilog Python TCL C FPGA Veloce Palladium JTAG ASIC Design SoC Architecture Timing Closure Synthesis Place and Route Kernel Debuggers Bus Protocols DDR NoC
2+ yrs exp

Emulation Engineer

Apple Inc

Cupertino, CA 40 days ago $150,400–$277,600
SystemVerilog Verilog C++ C UVM VHDL Python Perl TCL Makefile Palladium Veloce Zebu PCIe USB Power Estimation DPI Transactors
3+ yrs exp

Emulation Engineer

Broadcom

San Jose, CA 35 days ago
Verilog SystemVerilog Python C/C++ Tcl Emulation Zebu Palladium Pre-silicon Verification ASIC Ethernet PCIe IXIA Spirent Coverage-driven Verification DPI Scripting

Principal Emulation Engineer

Samsung Semiconductor

San Jose, CA 69 days ago $219,000–$351,000
FPGA Prototyping Hardware Emulation Verilog SystemVerilog Python Tcl Perl Cadence Palladium Synopsys ZeBu Siemens Veloce Synopsys HAPS Cadence Protium SCE-MI PCIe DDR HBM AXI CHI Ethernet AI/ML SoC Bring-up Pre-silicon Verification Waveform Capture
10+ yrs exp

Emulation Verification Engineer

Apple Inc

Beaverton, OR 40 days ago
SystemVerilog Verilog UVM Palladium Veloce Zebu FPGA Xilinx Altera Python Perl TCL C/C++ DPI RTL SystemVerilog Assertions Low Power Testing Emulation Design Verification
3+ yrs exp

Emulation Verification Engineer

Apple Inc

Beaverton, OR 40 days ago
SystemVerilog Verilog UVM Palladium Veloce Zebu FPGA Xilinx Altera Python Perl TCL C/C++ DPI RTL Design Verification SystemVerilog Assertions Low Power Testing
10+ yrs exp