Senior ASIC Design Verification Engineer

SpaceX

Confirmed live yesterday Low trust

Quick summary

Work type
On-site
Location
Redmond, WA
Salary
$165,000–$260,000 / yr
Posted
105 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $192k
This role $212k
$137k $273k
below market most similar roles pay here above market

This role pays more than 62% of similar roles. Most pay $165,648–$217,525 — the blue band above. At the midpoint, this role pays about $212k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 851 open roles on FindRole.

Listed pay typically runs $130,000–$165,000 across 590 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · Senior ASIC Design Verification Engineer

Role Posting Log in to save

The Sr. ASIC Design Verification Engineer (Silicon Engineering) joins a cross-disciplinary team to develop next-generation ASICs for space and ground infrastructures. This role focuses on the Starlink satellite constellation, solving the technical challenge of providing reliable broadband internet to remote areas. The engineer is responsible for digital ASIC verification at both the block and system levels, which includes writing and reviewing test plans, developing test harnesses, and executing regressions to achieve code and functional coverage closure. Key tasks involve pre-silicon verification, chip bring-up, and post-silicon validation. Required skills include experience with design verification, test bench development, and object-oriented programming. Preferred expertise includes UVM/OVM/VMM methodologies, constrained random verification, coverage models, and Python scripting for automation to ensure the performance of complex digital designs.

Skills

ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Functional Coverage Test Plans Scripting

What you'll do

  • Perform digital ASIC verification at both the block and system levels.
  • Write and review comprehensive test plans, test harnesses, and test sequences.
  • Execute test plans and run regressions to achieve code and functional coverage closure.
  • Contribute to pre-silicon verification, chip bring-up, and post-silicon validation.
  • Execute all necessary steps to fully verify complex digital designs independently.
  • Develop and implement coverage models to analyze verification results.

What we're looking for

  • Bachelor’s degree in electrical engineering or computer engineering.
  • 5+ years of experience with design verification and test bench development.
  • Ability to work extended hours and weekends as needed to meet critical milestones.
  • Must be a U.S. citizen, national, lawful permanent resident, refugee, asylee, or eligible for Department of State authorization.
  • Advanced degree in electrical engineering or computer engineering (preferred).
  • Experience with verification methodologies such as UVM/OVM/VMM (preferred).
  • Strong object-oriented programming, coding, and problem-solving skills (preferred).
  • Experience with constrained random verification, scripting languages like Python, RTL design, and post-silicon validation (preferred).

Related searches

More Sr. ASIC Design Verification Engineer jobs Sr. ASIC Design Verification Engineer jobs in Redmond All jobs at SpaceX

More like this

Similar roles

Senior ASIC Design Verification Engineer

SpaceX

Irvine, CA 105 days ago $165,000–$260,000
ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Functional Coverage Test Plans Scripting
5+ yrs exp
Save

Senior ASIC Design Verification Engineer

SpaceX

Palo Alto, CA 105 days ago $175,000–$280,000
ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Functional Coverage
5+ yrs exp
Save

Senior ASIC Design Verification Engineer

SpaceX

Austin, TX 105 days ago
ASIC Design Verification UVM OVM VMM Python RTL Design Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models Scripting Digital Design
5+ yrs exp
Save

Design Verification Engineer

SpaceX

Redmond, WA 105 days ago $125,000–$145,000
ASIC Verification SystemVerilog UVM Python MATLAB RTL Design Post-Silicon Validation Chip Bring-up Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Pre-Silicon Verification
1+ yrs exp
Save

Design Verification Engineer

SpaceX

Irvine, CA 105 days ago $125,000–$145,000
ASIC Verification SystemVerilog UVM Python MATLAB RTL Design Post-Silicon Validation Chip Bring-up Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Pre-Silicon Verification
1+ yrs exp
Save

Design Verification Engineer

SpaceX

Palo Alto, CA 105 days ago $135,000–$155,000
ASIC Verification SystemVerilog UVM Python MATLAB RTL Design Post-Silicon Validation Chip Bring-up Constrained Random Verification DSP Object-Oriented Programming test bench development Functional Coverage Pre-Silicon Verification
1+ yrs exp
Save