ASIC Test Development Engineer

Cisco

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Salary
$167,700–$245,200 / yr
Posted
15 days ago
Freshness
Confirmed live yesterday
Closes
Sep 30, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $187k
This role $206k
$132k most similar roles pay here $257k

This role pays more than 64% of similar roles. Most pay $158,450–$216,250 — the shaded band above. At the midpoint, this role pays about $206k versus about $187k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 196 open roles on FindRole.

Listed pay typically runs $167,700–$245,200 across 196 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · ASIC Test Development Engineer

Role Posting Log in to save

As an ASIC Test Development Engineer within the Silicon Operations team, you will serve as a backbone for the ATE test bring-up process. You will collaborate with internal design teams and manufacturing partners to bring up tests, characterize units, and release test programs to production. Your daily responsibilities include supporting pattern generation and debugging, identifying gaps in test coverage, and designing new tests to improve overall coverage while managing high-volume manufacturing tests and quality issues. To succeed, you must be proficient in C, C++, Java, 93k test methods, PERL, and Python. You will also utilize Advantest 93000 testers for characterization and production testing. The role requires expertise in DFT insertion techniques including Scan, ATPG, JTAG, MBIST, PVT, and SerDes to solve critical manufacturing challenges and improve yield while reducing test time.

Skills

ATE Advantest 93000 Smartest 7 C C++ Java Perl Python DFT Scan ATPG JTAG MBIST PVT SerDes VLSI SOC

What you'll do

  • Execute ATE test bring-up processes for ASIC products.
  • Partner with design teams to bring up tests and characterize units.
  • Release validated test programs to production environments.
  • Perform pattern generation, debugging, and identification of test coverage gaps.
  • Design and implement new tests to improve overall coverage.
  • Manage high-volume manufacturing tests and quality issues with Tier-1 OSAT partners.
  • Execute yield improvement and test time reduction activities.

What we're looking for

  • Bachelor's degree or higher in Electrical Engineering, Computer Engineering, or equivalent experience.
  • 4+ years of experience in SOC/VLSI bring-up, production, characterization, and test engineering.
  • Working knowledge of Advantest 93000 tester (Smartest 7 and 8) or other ATE testers for characterization and production.
  • Proficiency in coding using C, C++, Java, 93k test methods, PERL, and Python.
  • Knowledge of state-of-the-art DFT insertion techniques including Scan, ATPG, JTAG, MBIST, PVT, and SerDes.
  • Experience with yield improvement and test time reduction activities.
  • Strong teamwork, collaboration, problem-solving, and conflict resolution skills.
  • Ability to communicate effectively across multi-functional teams up to the executive level.

Related searches

More ASIC Test Development Engineer jobs ASIC Test Development Engineer jobs in San Jose All jobs at Cisco

More like this

Similar roles

ASIC Engineer

Cisco

Remote (San Jose, CA) 14 days ago $167,700–$245,200
ASIC ATE 93000 Smartscale Exascale C C++ Java Python JMP AI ML Statistical Analysis DFT VLSI Silicon Debug Failure Analysis Data Analytics
8+ yrs exp Remote
Save

ASIC Engineer

Cisco

Remote (San Jose, CA) 15 days ago $155,000–$222,600
DFT Python Perl Tcl Shell Scripting Verilog SystemVerilog LSF SDC EDA Tools ASIC Design Scan Insertion ATPG SPF Generation Pattern Simulation Regression Frameworks
5+ yrs exp Remote
Save

ASIC Design Engineer

Broadcom

Irvine, CA +1 162 days ago $108,000–$172,800
ASIC Implementation Synthesis Design for Test Floorplanning Place and Route Clock Methodology Power Planning Timing Closure Signal Integrity Physical Design
8+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 119 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 25 days ago $116,000–$189,750
RTL Verilog Microarchitecture VLSI Design Logic Synthesis Timing Analysis Python Perl C C++ SoC GPU Digital Systems Computer Architecture Post-Silicon Validation ASIC Design
2+ yrs exp
Save