ASIC Engineer

Cisco

Confirmed live yesterday High trust
Remote

Quick summary

Work type
Remote
Location
San Jose, CA
Salary
$155,000–$222,600 / yr
Posted
15 days ago
Freshness
Confirmed live yesterday
Closes
Oct 2, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k
This role $189k
$141k most similar roles pay here $239k

This role pays more than 52% of similar roles. Most pay $162,000–$217,500 — the shaded band above. At the midpoint, this role pays about $189k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 196 open roles on FindRole.

Listed pay typically runs $167,700–$245,200 across 196 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · ASIC Engineer

Role Posting Log in to save

As an ASIC Engineer on the Silicon One team, you will develop, maintain, and enhance DFT CAD infrastructure and automation while supporting critical implementation flows such as Scan insertion, ATPG generation, and SPF generation. You will build utilities and automation tools using Python, Perl, Tcl, and Shell scripting to improve flow robustness, runtime, and scalability. The role involves debugging flow failures, creating regression frameworks and dashboards, and managing large-scale regressions on compute farms using LSF or equivalent schedulers. You will collaborate with design, verification, physical design, and CAD teams to resolve methodology issues. Required skills include Verilog/SystemVerilog programming, interactive and waveform debugging, and experience with industry-standard DFT/EDA tools. This role focuses on creating hardware platforms for the AI era, specifically supporting core switching, routing, and wireless products.

Skills

DFT Python Perl Tcl Shell Scripting Verilog SystemVerilog LSF SDC EDA Tools ASIC Design Scan Insertion ATPG SPF Generation Pattern Simulation Regression Frameworks

What you'll do

  • Develop, maintain, and enhance DFT CAD infrastructure and automation.
  • Support DFT implementation flows including Scan insertion, ATPG generation, and pattern simulation.
  • Create utilities and automation tools using Python, Perl, Tcl, and Shell scripting.
  • Debug DFT flow failures and resolve issues with design teams.
  • Build and maintain regression frameworks and dashboards on compute farms.
  • Improve the robustness, runtime, and scalability of existing flows.
  • Produce documentation, FAQs, and onboarding materials for internal users.
  • Manage tool qualification, release support, and regression signoff.

What we're looking for

  • Bachelor's degree in Electrical or Computer Engineering with 5+ years of ASIC Design experience.
  • Master's degree in Electrical or Computer Engineering with 3+ years of experience.
  • PhD in Electrical or Computer Engineering.
  • Experience with Verilog/SystemVerilog programming.
  • Experience with interactive and waveform debugging.
  • Experience with industry-standard DFT/EDA tools and collaborating with design, verification, and test teams.
  • Scripting experience in Python, Perl, TCL, or shell programming.
  • Experience with Synopsys Design Constraints (SDC) (preferred).

Related searches

More ASIC Engineer jobs ASIC Engineer jobs in San Jose Remote ASIC Engineer jobs All jobs at Cisco

More like this

Similar roles

ASIC Engineer

Cisco

Remote (San Jose, CA) 14 days ago $167,700–$245,200
ASIC ATE 93000 Smartscale Exascale C C++ Java Python JMP AI ML Statistical Analysis DFT VLSI Silicon Debug Failure Analysis Data Analytics
8+ yrs exp Remote
Save

ASIC Design Engineer

Broadcom

Irvine, CA +1 162 days ago $108,000–$172,800
ASIC Implementation Synthesis Design for Test Floorplanning Place and Route Clock Methodology Power Planning Timing Closure Signal Integrity Physical Design
8+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 119 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 25 days ago $116,000–$189,750
RTL Verilog Microarchitecture VLSI Design Logic Synthesis Timing Analysis Python Perl C C++ SoC GPU Digital Systems Computer Architecture Post-Silicon Validation ASIC Design
2+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 144 days ago $150,400–$277,600
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture
3+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Beaverton, OR 144 days ago
Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces
10+ yrs exp
Save