ASIC Link Modeling Technical Leader

Cisco

Remote Actively hiring
Remote, USA · Carlsbad, USA Posted 47 days ago $189,300–$271,500 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Cisco’s Client Optics Group is seeking an experienced ASIC Link Modeling Engineer to join their elite Silicon Photonics team, responsible for developing high-speed optical transceivers and modules that integrate seamlessly with Cisco's data center networking solutions. This role involves creating system-level behavioral models and comprehensive link simulations for next-generation 100G/200G/400G per Lambda solutions, conducting detailed link budget analysis, channel modeling, and statistical simulations to evaluate performance metrics such as jitter, noise, and BER. The ideal candidate will have extensive experience in Python, C/C++, MATLAB, and EDA tools like Keysight ADS and Synopsys HSPICE, along with a strong background in high-speed communication theory and SerDes technology. They must also possess robust analytical skills and the ability to collaborate effectively across cross-functional teams to ensure successful product release from concept through production.

Skills

Python C/C++ MATLAB Keysight ADS Synopsys HSPICE Cadence IBIS-AMI Linux Perl TCL PAM4 ASIC SoC EDA SI simulation D2D PHY Ethernet SerDes DSP

What you'll do

  • Develop system-level behavioral models and comprehensive link simulations for high-speed optical transceivers.
  • Lead link budget analysis to evaluate jitter, noise, crosstalk, and bit error rate across transmit and receive paths.
  • Define and optimize transceiver architectures including TX/RX equalization and DSP algorithms through modeling.
  • Debug complex link simulations and correlate pre-silicon models with post-silicon lab measurements for validation.
  • Collaborate on IBIS-AMI model development to support customer-level signal integrity simulations.

What we're looking for

  • Bachelors + 12 years or Masters + 8 years of ASIC link modeling experience required.
  • Proficiency in Python, C/C++, and MATLAB for model development and analysis.
  • Expertise in high-speed communication theory, SerDes, Ethernet, D2D PHY protocols, and DSP fundamentals.
  • Experience with EDA tools like Keysight ADS, Synopsys HSPICE, Cadence for link modeling.
  • Strong analytical, problem-solving, debugging skills with excellent teamwork abilities.

Market check

Salary context

This $189,300–$271,500 range sits above 72% of similar postings on FindRole.

Peer median band

$154,200–$241,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$163,950–$235,750

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 99 open roles on FindRole.

Listed pay typically runs $165,000–$241,400 across 99 roles with salary data.

Most-posted roles

View all roles at Cisco

More like this

Similar roles

ASIC Design Verification Technical Leader

Cisco

Remote (Usa-Carlsbad, US) 51 days ago $163,600–$234,600
SystemVerilog UVM Python Perl TCL Shell SerDes D2D_PHY_IP ODSP Ethernet UCIE UAL SPI I2C Formal_Verification Verilog Veloce HAPS Emulation_Pods
Remote

ASIC DFT CAD Technical Leader

Cisco

Remote (Usa-San Jose, US) 26 days ago $183,800–$263,600
Tcl Python Perl shell scripting EDA DFT toolchain Synopsys TestMAX Synopsys VCS Siemens Tessent LSF AI/ML techniques data analytics tools pandas dashboards visualization tools large-scale regression systems distributed job management STIL
Remote

Hardware Engineering Technical Leader

Cisco

Remote (Usa-San Jose, US) 13 days ago $168,800–$241,200
FPGA Xilinx Altera Microchip Lattice UVM ASIC DFT Signal_Integrity Python PostgreSQL CI/CD AWS Kubernetes Git Schematics Layout Troubleshooting High_Speed_Board_Design Ethernet Wireless_Protocol PoE_PSE_PD Gigabit_Ethernet Multigigabit_Ethernet 10_Gigabit_Ethernet 25G_Ethernet 100G_Ethernet 400G_Ethernet 800G_Ethernet
Remote

Senior Custom ASIC Engineering Lead

Broadcom

Usa-Ca San Jose Innovation Drive, US 18 days ago $163,800–$262,000
TCL Shell Scripting EDA tools Physical design STA DFT Verilog RTL coding Logic simulation Test Packaging Low power design Power management SERDES ASIC HPC Networking Storage AI

ASIC Design Engineering Technical Lead (Hybrid)

Cisco

Remote (Usa-San Jose, US) 59 days ago $183,800–$263,600
Verilog SystemVerilog RTL ASIC timing closure power optimization clock gating simulation synthesis static timing analysis
Remote