ASIC Design Verification Technical Leader

Cisco

Actively hiring
Remote (Usa-Carlsbad, US) Posted 48 days ago $163,600–$234,600 / year
View original post Log in to save

At a glance

AI generated

TL;DR

As a Design Verification Lead at Cisco’s Client Optics Group, you will join a team of experts responsible for developing and optimizing optical transceivers and modules that integrate seamlessly with Cisco's data center platforms. Your primary responsibilities include defining verification methodologies, leading block and chip-level verification efforts involving high-speed IPs like ODSP and SerDes, reviewing specifications to ensure testability, mentoring junior engineers, and debugging complex silicon issues during bring-up phases. You will work extensively with System Verilog, UVM, and scripting languages such as Python and TCL, while also collaborating closely with design teams on verification strategies for next-generation optical solutions supporting AI/ML workloads and advanced data center architectures.

Skills

SystemVerilog UVM Python Perl TCL Shell SerDes D2D_PHY_IP ODSP Ethernet UCIE UAL SPI I2C Formal_Verification Verilog Veloce HAPS Emulation_Pods

What you'll do

  • Define and lead verification methodology and standards for multiple projects.
  • Lead block and chip-level verification with high-speed IPs like ODSP and SerDes.
  • Review specifications and influence architecture for testability and verification efficiency.
  • Mentor verification engineers to improve technical skills and project execution.
  • Debug complex silicon and system-level issues during the bring-up phase.
  • Support post-silicon bring-up and optimize integration and performance.

What we're looking for

  • Bachelor’s degree in Electrical or Computer engineering with 8+ years of ASIC Design Verification experience.
  • Experience owning and delivering verification for large-scale SoCs or subsystems.
  • Expertise in System Verilog, UVM, and verification methodologies.
  • Leadership in verification teams or projects.
  • Strong scripting and automation skills using Python, Perl, TCL, or Shell Scripts.
  • Experience with formal verification and hardware description languages (HDLs).
  • Proven ability to influence design for testability and verification efficiency.

Market check

Salary context

This $163,600–$234,600 range sits above 55% of similar postings on FindRole.

Peer median band

$152,000–$231,000

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$160,000–$223,700

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 113 open roles on FindRole.

Listed pay typically runs $165,000–$241,400 across 113 roles with salary data.

Most-posted roles

View all roles at Cisco

More like this

Similar roles

ASIC Link Modeling Technical Leader

Cisco

Remote (Usa-Carlsbad, US) 44 days ago $189,300–$271,500
Python C/C++ MATLAB Keysight ADS Synopsys HSPICE Cadence IBIS-AMI Linux Perl TCL PAM4 ASIC SoC EDA SI simulation D2D PHY Ethernet SerDes DSP
Remote

ASIC Physical Design Engineer

Cisco

Remote (Usa-Maynard, US) 9 days ago $135,800–$195,100
TCL Perl Python Cadence_Innovus Synopsys_ICC2 Synopsys_Design_Complier Synopsys_Formality Cadence_Logic_Equivalence_Checker Tempus Synopsys_ICV Mentor_Calibre Static_Timing_Analysis Hierarchical_floor_planning Clock_and_power_distribution Global_signal_and_I_O_planning Physical_verification_DRC/LVS Block_level_EMIR_closure ECO_strategies RTL_to_GDSII_implementation
Remote

ASIC Engineering Technical Lead - DFT

Cisco

Remote (Usa-San Jose, US) 29 days ago $183,800–$263,600
Python Tcl C++ Siemens_Tessent Synopsys RTL Verilog System_Verilog DFT ATPG SDF Scan_Insertion Memory_BIST Logic_BIST ATE_testers
Remote

ASICS Design Verification Engineer

Qualcomm

San Diego, Ca,Us, US 31 days ago $115,600–$173,400
SystemVerilog UVM SystemVerilog-UVM Perl Python C++ C VHDL Formal Verification Assertion Based Formal Verification AMBA Bus Protocol AXI AHB APB

ASICS Design Verification Engineer

Qualcomm

San Diego, Ca,Us, US 8 days ago $115,600–$173,400
SystemVerilog UVM SystemVerilog-UVM C++ C Perl Python VHDL Verilog AMBA_Bus_Protocol Formal_Verification Assertion_Based_Formal_Verification

Senior ASIC Verification Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 139 days ago $136,000–$218,500
SystemVerilog UVM VCS Verdi PCIe CXL Python Go Docker CI/CD
Remote