ASIC Design and Integration Engineer

Apple Inc

Quick summary

Work type: On-site
Location: Beaverton, OR
Posted: 52 days ago
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $193k

$143k most similar roles pay here $239k

This listing doesn't post a salary. Most similar roles pay $169,875–$216,250.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1723 open roles on FindRole.

Listed pay typically runs $162,500–$272,100 across 1398 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · ASIC Design and Integration Engineer

Apply Now Log in to save

Apple’s Silicon Engineering team seeks a senior-level ASIC Design Engineer to join its innovative group, focusing on the creation of custom SoCs that enhance product performance and efficiency. This role involves designing, implementing, and verifying complex ASICs using SystemVerilog, collaborating with verification teams for robust design validation, and integrating digital designs into sophisticated SoCs alongside hardware and software teams. The engineer will also conduct timing analysis and power optimization to meet PPA goals while maintaining meticulous documentation. Ideal candidates have extensive experience in RTL design, synthesis, and formal verification methodologies, along with hands-on knowledge of high-speed I/O protocols like PCIe and custom ASIC design techniques.

Skills

SystemVerilog RTL design synthesis timing analysis PCIe CDC RDC LINT LEC low-power design techniques FPGA prototyping

What you'll do

Design and implement complex ASICs using SystemVerilog for RTL development.
Conduct simulation-based and formal verification to ensure robust design validation.
Integrate digital designs into SoCs by collaborating with hardware and software teams.
Perform timing analysis and optimize power consumption to meet PPA goals.
Create detailed micro-architecture documentation for design clarity and traceability.

What we're looking for

8+ years of proven experience in ASIC design, including RTL design and verification.
Proficiency in SystemVerilog, synthesis, timing analysis, and formal verification.
Hands-on experience with high-speed I/O design and protocols like PCIe.
Expertise in custom ASIC design and FPGA prototyping.
Strong analytical skills and meticulous attention to detail.
Experience in front-end chip development processes (CDC/RDC, LINT, LEC).
Knowledge of low-power design techniques and power optimization strategies.

Save