Browse tech roles

Physical Design RTL-to-GDS SerDes PHY Logic Synthesis Place and Route Clock Tree Synthesis Physical Verification Static Timing Analysis Verilog Floorplanning IP Integration Logic Equivalence Checking Power Gating Scan Stitching EDA Tools Circuit Simulation Logic Simulation +12 more Show less

Physical Design ASIC Design Flow Synthesis Place and Route Clock Tree Synthesis floor planning TCL Perl Shell Python DFM Signal Integrity FinFET +8 more Show less

Tcl Python Cadence Innovus Place-and-Route Physical Design Timing Analysis Physical Verification Digital Design Automation PPA 5nm Hardware Engineering +7 more Show less

Physical Design EDA Tools Synopsys Fusion Compiler Cadence Innovus Synopsys IC Compiler II PrimeTime Python TCL Place-and-Route Timing Closure Power Optimization PPA Physical Verification StarRC CAD Flow Development Automation Regression Infrastructure +12 more Show less

ASIC Implementation Physical Design Synthesis Place and Route DFT floor planning IR Drop Analysis Physical Verification ECO UPF CMOS RTL AI Flow +8 more Show less

ASIC Physical Design RTL2GDSII Static Timing Analysis STA FinFET CMOS DFT Scan MBIST LBIST Python TCL Perl Bash Makefile EDA Tools Floorplanning Place and Route Physical Verification Electromigration Voltage Drop +17 more Show less

ASIC Physical Design RTL2GDSII Static Timing Analysis STA FinFET CMOS DFT Scan MBIST LBIST Python TCL Perl Bash Makefile EDA Tools Floorplanning Place and Route Physical Verification Electromigration Voltage Drop +17 more Show less

ASIC SOC Physical Design RTL2GDSII Static Timing Analysis STA Floorplanning Place and Route Physical Verification Electromigration Voltage Drop Logic Equivalency FinFET CMOS DFT Scan MBIST LBIST Python TCL Perl Bash Makefile EDA Tools +19 more Show less