Browse tech roles

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout +5 more Show less

Verilog SystemVerilog C++ Python Perl Tcl SoC Design ASIC Design RTL Data Structures Algorithms Synopsys Fusion Compiler AI Coding Tools Claude Code Cursor +10 more Show less

ASIC RTL SoC ARM DDR UCIe Ethernet AMBA DFT STA Synthesis Lint CDC PPA silicon bring up ATE Logic Design +12 more Show less

Conversation Design LLM NLU Prompt Engineering Figma Voiceflow Nuance Mix Rasa Studio Botpress Information Architecture Storyboarding Agile Jira UX Design Accessibility Guidelines +10 more Show less

SOC Integration RTL Design Python Perl EDA Tools Synthesis Padring Physical Design ASIC Design Design Automation Scripting DFT CAD +8 more Show less

Figma Adobe Creative Suite HTML5 CSS SCSS JavaScript JSON Style Dictionary Git GitHub Co-Pilot Claude Code Design Tokens Information Architecture Accessibility Inclusive Design +11 more Show less

AI Machine Learning Deep Learning CUDA TensorRT Triton TensorRT-LLM GPU CPU DLA NVIDIA DRIVE Jetson Diffusion Models MoE Quantization Pruning Distillation +12 more Show less

ASIC RTL GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting SoC +5 more Show less

System Verilog UVM C SVA Python Coverage-Driven Verification Formal Verification Portable Stimulus (PSS) Emulation Veloce Palladium ZeBu PCIe CXL Ethernet DDR HBM RTL ASIC Design +14 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout +5 more Show less

ASIC RTL Verilog VHDL System Verilog UPF CPF Conformal Low Power Check Python Tcl Perl DFT Synthesis Timing Closure Power Analysis Power Modeling Prime Power PowerArtist PtPx +14 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout +5 more Show less

TypeScript JavaScript Node.js React Vue Angular CSS HTML Webpack Vite Rollup REST GraphQL AWS Azure Google Cloud WCAG Agile Kanban Swift Kotlin +16 more Show less

User Experience Design Thinking Information Architecture Adobe Creative Suite Photoshop Illustrator Sketch InVision Slack JIRA Workfront Prototyping Human-Centered Design Graphic Design Visualart +10 more Show less

Figma Adobe XD Adobe Experience Manager (AEM) Adobe Target Optimizely HTML CSS WCAG Storyports Litmus UX Design Mockups Email Marketing Analytics +9 more Show less

ASIC SoC RTL Verilog SystemVerilog FPGA Emulation Python C/C++ Tcl Perl Linux Embedded Linux JTAG Git CI/CD EDA Veloce Palladium PCIe AXI I2C Ethernet +18 more Show less

System Verilog UVM C Python SVA RTL Assertion-Based Verification Coverage-Driven Verification Portable Stimulus Formal Verification Emulation LLM RAG PCIe Ethernet CXL HBM DDR Cache Coherency +14 more Show less

PCB Design Cadence Allegro Mentor Expedition SPICE PCIe Gen5/6 LPDDR4x/5x DDR4/5 Ethernet Signal Integrity Power Integrity JTAG BMC SMBus PMBus SPI PWM x86 ARM Oscilloscopes Logic Analyzers Circuit Simulation +16 more Show less

PCB Design Cadence Allegro Mentor Expedition Signal Integrity Power Integrity PCIe Gen5/6 LPDDR4x/5x DDR4/5 Ethernet JTAG SPICE x86 ARM BMC SMBus PMBus SPI PWM Oscilloscopes Logic Analyzers Circuit Simulation +16 more Show less

ASIC SoC Design RTL to GDS Flow Python Ruby Perl Tcl Make Perforce Git Artifactory Linux Unix AI Tools +9 more Show less