Senior SOC Design Engineer

Nvidia

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$136,000–$218,500 / yr
Posted
9 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $193k
This role $177k
$125k most similar roles pay here $239k

This role pays less than 54% of similar roles. Most pay $169,500–$216,250 — the shaded band above. At the midpoint, this role pays about $177k versus about $193k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior SOC Design Engineer

Role Posting Log in to save

As a Senior SOC Design Engineer on the SOC Design team, you will integrate diverse IP blocks to build next-generation GPUs and SOCs while developing system-level methodologies and tools for efficient creation. Your daily responsibilities include streamlining design and assembly through innovative integration efforts, identifying front-end chip implementation inefficiencies, and ensuring high-quality RTL delivery through rigorous design quality checks and reviews. You will collaborate across teams to drive standard methodologies and continuous improvement in development. The role requires expertise in RTL design, SOC integration, and design automation flows using Perl or Python scripting languages. You will work on complex systems containing hundreds of billions of transistors to solve challenges in high-performance computing. Preferred experience includes synthesis, padring, physical design, and leading automation initiatives for large-scale SOC integration projects.

Skills

SOC Integration RTL Design Python Perl EDA Tools Synthesis Padring Physical Design ASIC Design Design Automation Scripting DFT CAD

What you'll do

  • Integrate diverse IP blocks to build next-generation GPUs and SOCs.
  • Develop and refine system-level methodologies and tools for efficient SOC creation.
  • Streamline SOC design and assembly through innovative integration efforts.
  • Identify inefficiencies in front-end chip implementation and propose actionable improvements.
  • Perform thorough design quality checks and reviews to ensure high-quality RTL delivery.
  • Drive standard methodologies and continuous improvement across the SOC development lifecycle.

What we're looking for

  • BS or MS in Computer Engineering, Electrical Engineering, or equivalent experience.
  • 3+ years of hands-on chip design experience with a focus on SOC integration and automation.
  • Expertise in RTL design, SOC integration, and design automation flows.
  • Proficiency in Perl, Python, or similar scripting languages.
  • Strong analytical and problem-solving skills.
  • Excellent communication and teamwork abilities to build consensus across teams.
  • Experience in synthesis, padring, and physical design is a plus.
  • Experience leading SOC automation initiatives or mentoring junior engineers is preferred.

Related searches

More Senior SOC Design Engineer jobs Senior SOC Design Engineer jobs in Santa Clara All jobs at Nvidia

More like this

Similar roles

Senior ASIC Design Engineer

Nvidia

Remote (Santa Clara, CA) 9 days ago $136,000–$218,500
ASIC Design RTL Design SoC Integration Logic Synthesis Timing Analysis Python Perl C++ UCIe Digital Design Verification Methodology Memory Controllers DMA Boot Controllers Fuse Controllers
5+ yrs exp Remote Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 46 days ago $136,000–$218,500
ASIC Design Verilog System-Verilog RTL VLSI Digital Design Synthesis Timing Analysis CDC Formal Equivalence Python Perl Tcl Make files DFT mixed signal Post-Si Bringup Agentic AI
3+ yrs exp Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 28 days ago $168,000–$264,500
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis VLSI Computer Architecture C++ Python Perl Bus Protocols Interconnect Networks DMA Engines Digital Systems
8+ yrs exp Hybrid
Save

Senior EDA Engineer, SOC Design Methodology

Nvidia

Santa Clara, CA 7 days ago $136,000–$218,500
Verilog SystemVerilog C++ Python Perl Tcl SoC Design ASIC Design RTL Data Structures Algorithms Synopsys Fusion Compiler AI Coding Tools Claude Code Cursor
Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 32 days ago $168,000–$264,500
Verilog System-Verilog ASIC Design RTL Logic Synthesis Timing Analysis Computer Architecture GPU Memory Systems Interconnect Networks ECO AI Workflows Autonomous Agents
8+ yrs exp
Save

Senior Circuit Design Engineer

Nvidia

Santa Clara, CA 46 days ago $136,000–$218,500
Standard Cell ROM SPICE DRC LVS Perl Tcl Make EM/IR SRAM flip flops Level Shifters Circuit Design Layout Automation
5+ yrs exp
Save