Senior SOC Design Engineer

Nvidia

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$136,000–$218,500 / yr
Employment
Full-time
Posted
8 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $193k
This role $177k
$124k $250k
below market most similar roles pay here above market

This role pays less than 63% of similar roles. Most pay $168,500–$216,562 — the blue band above. At the midpoint, this role pays about $177k versus about $193k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior SOC Design Engineer

Role Posting Log in to save

The Senior SOC Design Engineer joins the SOC Design team to build next-generation GPUs and SOCs. This role involves integrating diverse IP blocks, developing system-level methodologies and tools for efficient SOC creation, and streamlining design and assembly through innovative integration efforts. The engineer will identify inefficiencies in the front-end chip implementation process, propose actionable improvements, and ensure high-quality RTL delivery to the physical design team through thorough design quality checks and reviews. Key responsibilities include collaborating across teams to drive standard methodologies and continuous improvement in SOC development. Required skills include expertise in RTL design, SOC integration, and design automation flows, along with proficiency in Perl, Python, or similar scripting languages. Candidates should possess hands-on chip design experience, specifically focusing on SOC integration and automation.

Skills

SOC Design RTL Design ASIC Design Physical Design DFT EDA Tools Python Perl Synthesis Padring SOC Integration Design Automation Front-end Chip Implementation

What you'll do

  • Integrate diverse IP blocks to build next-generation GPUs and SOCs.
  • Develop and refine system-level methodologies and tools for efficient SOC creation.
  • Streamline SOC design and assembly through innovative integration efforts.
  • Identify inefficiencies in the front-end chip implementation process and propose improvements.
  • Perform thorough design quality checks and reviews to ensure high-quality RTL delivery.
  • Drive standard methodologies and continuous improvement in SOC development across teams.

What we're looking for

  • BS or MS in Computer Engineering, Electrical Engineering, or equivalent experience.
  • 3+ years of hands-on chip design experience with a focus on SOC integration and automation.
  • Expertise in RTL design, SOC integration, and design automation flows.
  • Proficiency in Perl, Python, or similar scripting languages.
  • Strong analytical and problem-solving skills.
  • Excellent communication and teamwork abilities to build consensus within and across teams.
  • Experience in synthesis, padring, and physical design (preferred).
  • Experience mentoring junior engineers or leading cross-functional technical projects (preferred).

Related searches

More Senior SOC Design Engineer jobs Senior SOC Design Engineer jobs in Santa Clara All jobs at Nvidia

More like this

Similar roles

Senior ASIC Design Engineer

Nvidia

Remote (Santa Clara, CA) 5 days ago $136,000–$218,500
ASIC Design RTL Design Logic Synthesis Timing Analysis SoC Integration Python Perl C++ UCIe Digital Design Verification Methodology Boot Controllers Reset Controllers Memory Controllers DMA
5+ yrs exp Remote
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 8 days ago $168,000–$264,500
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis C++ Python Perl VLSI Design Computer Architecture DMA Engines Bus Protocols Interconnect Networks Digital Systems Computer Arithmetic
8+ yrs exp Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA +1 22 days ago $168,000–$264,500
ASIC Design RTL Verilog Micro-architecture VLSI Logic Synthesis Timing Analysis DFT Computer Architecture PCI-Express CXL Python Perl C/C++ CMOS Post-silicon Validation Floor-planning ECO Bus Protocols Interconnect Networks
8+ yrs exp
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 92 days ago
ASIC Design Verilog System-Verilog RTL Design VLSI Digital Systems Design Computer Architecture Synthesis Timing Analysis CDC Formal Equivalence Python Perl Tcl Make files DFT Mixed Signal Design Post-Si Bringup Agentic AI flows
3+ yrs exp Hybrid
Save

Senior EDA Engineer, SOC Design Methodology

Nvidia

Santa Clara, CA 20 days ago
ASIC Design SoC Design Verilog SystemVerilog C++ Python Perl Tcl Synopsys Fusion Compiler Data Structures Algorithms Build Infrastructure RTL Agentic AI Claude Code Cursor
3+ yrs exp Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 78 days ago
ASIC Design Verilog System-Verilog RTL Logic Synthesis Timing Analysis Computer Architecture GPU ECO Micro-architecture Interconnect Networks Caches Coherency AI Workflows Tapeout Debugging
8+ yrs exp
Save